

8 7 6 5 4 3 2 1

PAGE	CONTENTS
[1]	COVER PAGE
[2]	GCPU, SETUP
[3]	GCPU, DEBUG BUS
[4]	GCPU, VIDEO + PCIE X
[5]	GCPU, EEPROM + JTAG
[6]	GCPU, PLL PWR + FSB PWR
[7]	GCPU, PWR
[8]	GCPU, PWR
[9]	GCPU, DECOUPLING
[10]	GCPU, DECOUPLING
[11]	GCPU, DECOUPLING
[12]	GCPU, MEMORY CONTROLLER A + B
[13]	GCPU, MEMORY CONTROLLER C + D
[14]	MEMORY PARTITION A, TOP
[15]	MEMORY PARTITION A, BOTTOM
[16]	MEMORY PARTITION B, TOP
[17]	MEMORY PARTITION B, BOTTOM
[18]	MEMORY PARTITION C, TOP
[19]	MEMORY PARTITION C, BOTTOM
[20]	MEMORY PARTITION D, TOP
[21]	MEMORY PARTITION D, BOTTOM
[22]	KSB, CLOCKS + STRAPPING
[23]	KSB, VIDEO + FAN + AUDIO
[24]	KSB, PCIE X + SMM GPIO + JTAG
[25]	KSB, SMC
[26]	KSB, FLASH + USB + SPI
[27]	KSB, ETHERNET + AUDIO + SATA
[28]	KSB, DECOUPLING
[29]	KSB, BULK DECOUPLING
[30]	KSB, STANDBY POWER + GROUND
[31]	KSB, MAIN POWER
[32]	KSB OUT, MMC + FLASH
[33]	KSB OUT, AUDIO
[34]	KSB OUT, FLASH
[35]	INFARED + SWITCHES

PAGE	CONTENTS
[36]	CONN, FAN
[37]	CONN, AVIP
[38]	CONN, RJ45 USB AUX COMBO +BORON +PWR
[39]	CONN, USB +MEMPORTS +TOSLINK +WAVEPORT
[40]	CONN, HDMI
[41]	CONN, ODD + HDD
[42]	VREGS, BLEEDERS
[43]	VREGS, INPUT + OUTPUT FILTERS
[44]	VREGS, CPU CONTROLLER
[45]	VREGS, CPU OUTPUT PHASE 1 & 2
[46]	VREGS, V5P0DUAL
[47]	VREGS, V5P0
[48]	VREGS, V3P3
[49]	VREGS, VEDRAM
[50]	VREGS, VMEM
[51]	VREGS, VCS
[52]	VREGS, LINEARS
[53]	VREGS, STANDBY SWITCHERS
[54]	BOARD, DECOUPLING
[55]	MARGIN, VMEM + VEDRAM
[56]	MARGIN, V3P3 + V5P0
[57]	MARGIN, VREFS + VCS
[58]	MARGIN,VGPUPCIE+VCPUPLL+V1P8+V12P0+TEMP
[59]	MARGIN, STANDBY SWITCHERS
[60]	MARGIN, V1P2
[61]	EXTERNAL TEMPERATURE SENSORS
[62]	XDK, DEBUG CONN
[63]	DEBUG BOARD, GPU CONN + TERM
[64]	DEBUG TEST POINTS
[65]	XDK, DEBUG TITAN
[66]	DEBUG BOARD, SPYDER CONN
[67]	LABELS & MOUNTING
[68]	POWER ARCHITECTURE
[69]	SYSTEM BLOCK DIAGRAM
[70]	SYSTEM RESET DIAGRAM
[71]	COMPONENT STUFFING TABLES
[72]	I2C REFERENCE TABLES
[73]	DOC TRACKING

CORONA

REV 1.01

FAB E

XDK 4L

H103358

REV A

- RULES: (APPLIED WHEN POSSIBLE)
1. } MSB TO LSB IS TOP TO BOTTOM
 2. } WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT
 3. } ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING
 4. } AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS
 5. } LANED SIGNALS ARE GROUPED ON SYMBOLS
 6. } TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS
 7. } SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES
 8. } SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS
 9. } UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE
 10. } SUFFIX N FOR ACTIVE LOW OR N JUNCTION
 12. } SUFFIX P FOR P JUNCTION
 13. } SUFFIX EN FOR ENABLE
 14. } 'CLK' FOR CLOCKS, 'RST' FOR RESETS
 15. } PWRGD FOR POWER GOOD
 16. } REV AND FAB ARE SET USING CUSTOM VARIABLES. TOOLS>OPTIONS>VARIABLES


[PAGE_TITLE=COVER PAGE]

DRAWING
Thu Feb 17 21:37:16 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 1/87	FAB E	REV 1.01
---------------------------	-------------------------------	--------------	----------	-------------

8 7 6 5 4 3 2 1

GCPU SETUP



6 LAYER ONLY SIGNALS


CORE_HF_BGR_PLL	6 LAYER ONLY; TP ONLY
CPU_LIMIT_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_PLL_BYPASS	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_CORE_HF_CLKOUT_DN	6 LAYER ONLY; TP ONLY
CPU_CORE_HF_CLKOUT_DP	6 LAYER ONLY; TP ONLY
CPU_EXT_CLK_EN	6 LAYER ONLY; TP ONLY, INTERNAL PULLDN
CPU_DLL_SNIFF_OUT	6 LAYER ONLY; TP ONLY
CPU_VDDS0_DP	6 LAYER ONLY
CPU_VDDS0_DN	6 LAYER ONLY
CPU_VDDS1_DP	6 LAYER ONLY
CPU_VDDS1_DN	6 LAYER ONLY
RESISTOR0_DP	6 LAYER ONLY
RESISTOR0_DN	6 LAYER ONLY
EDRAM_PSRO_DOUT	6 LAYER ONLY

[PAGE_TITLE=GCPU SETUP]


DRAWING
Thu Feb 17 10:12:25 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 2/87	FAB E	REV 1.01
---------------------------	-------------------------------	--------------	----------	-------------


GCPU, DEBUG BUS




GCPU, VIDEO + PCIE X



GCPU, EEPROM + JTAG





GCPU, PLL POWER + FSB POWER

OUT CPU VDDS1_DP
 OUT CPU VDDS1_DN
 OUT CPU VDDS0_DP
 OUT CPU VDDS0_DN


U5E1 16 of 17 IC
 GCPU VERSION 1
 CORE_HF_CLKOUT_DP
 CORE_HF_CLKOUT_DN
 L6 CPU_CORE_HF_CLKOUT_DP
 K6 CPU_CORE_HF_CLKOUT_DN
 OUT

[PAGE_TITLE=GCPU, PLL POWER + FSB POWER]

DRAWING Thu Feb 17 10:12:26 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 6/87	FAB E	REV 1.01
---------------------------	-------------------------------	--------------	----------	-------------

GCPU, POWER



[PAGE_TITLE=GCPU, POWER]

DRAWING
Thu Feb 17 10:12:26 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 7/87	FAB E	REV 1.01
---------------------------	-------------------------------	--------------	----------	-------------

8

7

6

5




4

3

2

1

GCPU, POWER



8

7

6

5

4

3

2

1

8 7 6 5 4 3 2 1

GCPU, DECOUPLING

D

C

B

A

D

C


B

A

V_CPUCORE

V_CPUEDRAM

V_CPUVCS



[PAGE_TITLE=GCPU, DECOUPLING]

DRAWING
Thu Feb 17 10:12:27 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 9/87	FAB E	REV 1.01
---------------------------	-------------------------------	--------------	----------	-------------

8 7 6 5 4 3 2 1

8

7

6

5

4

3

2

1

GCPU, DECOUPLING

V_CPUCORE

D

D

C


C

B

B

A

A



8

7

6

5

4

3

2


1

8 7 6 5 4 3 2 1

GCPU, DECOUPLING


D
C
B
A

D
C
B
A



8 7 6 5 4 3 2 1

GPU, MEMORY CONTROLLER 0 PARTITION A & B




TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4

MEM VREF	RESISTOR VALUE	THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.
70%	1.27KOHM	
72%	1.40KOHM	
73%	1.47KOHM	
74%	1.54KOHM	

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 12/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

GPU, MEMORY CONTROLLER 1 PARTITION C & D



TO CHANGE GPU VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
R6T4, R6T1, R5T3, R5T4



GPU MEM VREF	RESISTOR VALUE	THESE ARE THE GPU VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.
70%	1.27KOHM	
72%	1.40KOHM	
73%	1.47KOHM	
74%	1.54KOHM	

N: GPU VREF SET INTERNALLY BY DEFAULT. EXTERNAL RESISTOR DIVIDER USED TO MANUALLY SET GPU VREF VOLTAGE.

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 13/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

MEMORY PARTITION A, TOP



CHIP SELECT = 0, MIRROR FUNCTION = 0



TO CHANGE MEM VREF, CHANGE THESE RESISTORS TO MATCH THE TABLE
 R7T4, R7E7, R7R4, R7D5, R5U4, R5F2, R6U4, R6F2

MEM VREF	RESISTOR VALUE
69%	1.21KOHM
70%	1.27KOHM
72%	1.40KOHM


THESE ARE THE MEM VREFS NEEDED FOR VARIOUS MEMORIES. CONSULT WITH MEM TEAM FOR USAGE.



MX_CS1_N CONNECTED TO J3 TO SUPPORT 1G RAM CONFIGS.




MEMORY PARTITION A, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1





MEMORY PARTITION B, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0



PARTITION B DECOUPLING



MEMORY PARTITION B, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

D

D

C


C

B

B


A

A




MEMORY PARTITION C, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0





MEMORY PARTITION C, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1





MEMORY PARTITION D, TOP

CHIP SELECT = 0, MIRROR FUNCTION = 0



PARTITION D DECOUPLING



8 7 6 5 4 3 2 1

MEMORY PARTITION D, BOTTOM

CHIP SELECT = 1, MIRROR FUNCTION = 1

D

D

C





C

B

B


A


A



8 7 6 5 4 3 2 1

KSB, CLOCKS + STRAPPING + POR






[PAGE_TITLE=KSB, VIDEO + FAN]


DRAWING
Thu Feb 17 10:12:23 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 23/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

KSB, PCIE X + SMM GPIO + JTAG



DEBUG BUS	
NET NAME	DEBUG BUS BIT
SB_GPIO<0>	0
SB_GPIO<2>	1
SB_GPIO<3>	2
SB_GPIO<4>	3
AUD_SPI_CLK_R	4
SB_GPIO<5>	5
WSS_CNTL1	6
WSS_CNTL0	7
FAN_TACH	8
AUD_RDY_BSBY_R	9
SCART_RGB	10
AUD_SSB_R	11
AUD_SPI_MISO_R	12



SMC_P1,2,3,4 GPIOs ARE ON V3P3STBY. SMC_P0 GPIOs ARE ON 1P8VSTBY


[PAGE_TITLE=KSB, SMC]

DRAWING
Thu Feb 17 10:12:24 2011


MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 25/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

KSB, FLASH + USB + SPI


N: ALL PORTS ARE DIFFERENTIAL USB PAIRS ON THIS PAGE




KSB, ETHERNET + AUDIO + SATA



STITCHING CAPS FOR I2S SIGNALS, PARTICULARLY MCLK.
PLACE AS CLOSE AS POSSIBLE TO I2S_MCLK, I2S_BCLK, I2S_SD, AND I2S_WS.



KSB , DECOUPLING







[PAGE_TITLE=KSB , DECOUPLING]

DRAWING
Thu Feb 17 10:12:24 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 28/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

KSB, BULK DECOUPLING




8 7 6 5 4 3 2 1

KSB, STANDBY POWER + GROUND

D
C
B
A

D
C
B
A




8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

KSB, MAIN POWER

D
C
B
A

D
C
B
A




8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1


MMC + FLASH

ALL COMPONENTS ON THIS PAGE IS FOR MMC MODE. TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL




8 7 6 5 4 3 2 1

KSB OUT, AUDIO



KSB OUT, FLASH

ALL COMPONENTS ON THIS PAGE IS FOR MAMD MODE. TO BE STUFFED/UNSTUFFED AT CONFIG LEVEL




NAND BOOTSTRAP FOR KSB


FLSH_DATA[1:0]	FLASH CONFIGURATION	
0X0	0.5KB, 16KB BLOCKS, 128MBIT	RETAIL
0X1	0.5KB, 16KB BLOCKS, 512MBIT	RETAIL
0X2	2KB PAGES, 128KB BLOCKS, 1/2/4 GBIT	XDK
0X3	4KB PAGES, 256KB BLOCKS, 2/4/8 GBIT	XDK

CONN, INFARED + SWITCHES + AUDIBLE F/B


TILT SWITCH, SOLICO




IR MODULE




POWER BUTTON



AUDIBLE FEEDBACK




NOTE: SPEAKER HEADER



8 7 6 5 4 3 2 1

CONN, FAN




FAN CONTROL

8 7 6 5 4 3 2 1

CONN, AVIP

DAC	STANDARD	ADVANCED	SDTV	HDTV	SCART	VGA
A	N/A	Y(LUMA)	Y	Y	G	G
B	N/A	C(CHROMA)	PR	PR	R	R
C	N/A	N/A	PB	PB	B	B
D	CVBS (COMP)	CVBS (COMP)	CVBS	N/A	CVBS	CVBS




[PAGE_TITLE = [CONN, AVIP]]

DECOUPLING FOR BAV99DW

DRAWING
Thu Feb 17 10:12:28 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 37/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------




[PAGE_TITLE=CONN, RJ45 AUX COMBO + BORON + PWR]

DRAWING Thu Feb 17 10:12:28 2011


MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 38/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

CONN, USB + MEM PORTS + TOSLINK + WAVEPORT

N: ALL DIFFERENTIAL PAIRS ON THIS PAGE ARE USB DIFFERENTIAL PAIRS.



CONN, HDMI





[PAGE_TITLE=CONN, HDMI]


DRAWING
Thu Feb 17 10:12:29 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 40/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------


CONN, ODD + HDD




ODD POWER DECOUPLING




ODD SATA




ODD POWER AND CONTROL



VREG, BLEEDERS






V_12P0 & V_5P0 BLEEDERS



V_5P0DUAL BLEEDER


8 7 6 5 4 3 2 1

VREGS, INPUT + OUTPUT FILTERS




8 7 6 5 4 3 2 1


VREGS, CPU CONTROLLER



VREG, CPU OUTPUT PHASE 1 & 2




VREGS, V5P0 DUAL



VREG_5P0_SEL	VREG_5P0_SEL NGATE/PGATE	V_5P0DUAL
HIGH	LOW	V_5P0STBY
LOW	HIGH	V_5P0

VREGS, V5P0




[PAGE_TITLE=VREGS, V5P0]

DRAWING Thu Feb 17 10:12:30 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 47/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

VREGS, V3P3




[PAGE_TITLE=VREGS, V3P3]

DRAWING
Thu Feb 17 10:12:31 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 48/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

VREGS, VEDRAM




[PAGE_TITLE= [VREGS, VEDRAM]

DRAWING
Thu Feb 17 10:12:31 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 49/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

VREGS, VMEM




[PAGE_TITLE = [VREGS, VMEM]

DRAWING
Thu Feb 17 10:12:31 2011


MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 50/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

VREGS, VCS



GAIN=0.4 WITH R4B17 = 11K, R4B19 = 27.4K
 OUTPUT = CPU_SRVID(1+GAIN)

VREGS, 1P2+1P8+GPUPCIE+CPUPLL+EFUSE




[PAGE_TITLE=VREGS, 1P8+GPUPCIE+SBPCIE+CPUPLL+EFUSE]

DRAWING
Thu Feb 17 10:12:32 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 52/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

VREGS, STANDBY SWITCHERS



V_1P2STBY
 NOM. VOLTAGE: 1.2V
 MAX RECOMMENDED CURRENT: 300MA

V_3P3STBY
 NOM. VOLTAGE: 3.315V
 MAX RECOMMENDED CURRENT: 1A

R5A5 SHOULD BE 182KOHM 0402, WAITING ON COMPONENT TB ADDED IN TC










[PAGE_TITLE=VREGS, STANDBY SWITCHERS]

DRAWING
 Thu Feb 17 10:12:32 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 53/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

BOARD LEVEL DECOUPLING




D
C
B
A


D
C
B
A

8 7 6 5 4 3 2 1


MARGIN, VMEM + VEDRAM




N: PMBUS HEADER CAN BE USED AS A RELIABILITY INTERFACE HEADER.





MARGIN, V3P3 + V5P0




MARGIN, VREFS + VCS




MARGIN, VGPUPCIE, 1P8, VCPUPLL, V12P0, TEMP



MARGIN, STANDBY



MARGIN, V1P2




BUGBUG: NEED TO DECIDE R VALUE
 BUGBUG: FOR NOMINAL VOLTAGE OF 1.2V


INA219	I2C ADDRESS
WRITE	1000 100 R/W HEX
WRITE	1000 001 0 0X82
READ	1000 001 1 0X83

MCP4661	I2C ADDRESS
WRITE	0101 AD2 AD1 AD0 R/W HEX
WRITE	0101 0 1 1 0 0X56
READ	0101 0 1 1 1 0X57


EXTERNAL TEMP SENSORS




XDK, DEBUG CONNECTORS



XDK DEBUG







FTPS LOCKED FOR FUTURE REVISION



DEBUG BOARD, SPYDER CONN

ALL STP POINTS SHALL BE ADDED TO TOP SIDE IN LAYOUT



8

7

6

5

4


3

2


1

LABELS AND MOUNTING


INTELLIGENT SERIAL NUMBER TARGET.





WEST PCB MOUNTING HOLES



EAST PCB MOUNTING HOLES



HEAT SINK MOUNTING HOLES



8

7

6

5


4

3

2

1

POWER ARCHITECTURE




**MICROSOFT CONFIDENTIAL
CORONA XDK MB POWER
ARCHITECTURE
MAX PWR4 DISSIPATION(+10%
LOAD)
JAN 12, 2010**

<PAGE_TITLE=SYSTEM BLOCK DIAGRAM>

DRAWING
TRINITY_FAB_A
Thu Feb 17 10:11:23 2011

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 69/87	REV 1.01
---------------------------	-------------------------------	---------------	-------------

RESET/ENABLE DIAGRAM



8 7 6 5 4 3 2 1

COMPONENT STUFFING TABLES

MARGIN REF DES TO STUFF	DBG/XDK	RETAIL
C1F2	STUFF	NO-STUFF
C1F10	STUFF	NO-STUFF
C1F11	STUFF	NO-STUFF
C1G7	STUFF	NO-STUFF
C1G8	STUFF	NO-STUFF
C1G9	STUFF	NO-STUFF
C1G10	STUFF	NO-STUFF
C1G11	STUFF	NO-STUFF
C1G12	STUFF	NO-STUFF
C1G13	STUFF	NO-STUFF
C1U2	STUFF	NO-STUFF
C2F2	STUFF	NO-STUFF
C2F4	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C2E4	STUFF	NO-STUFF
C2E5	STUFF	NO-STUFF
C2F6	STUFF	NO-STUFF
C3G11	STUFF	NO-STUFF
C3G2	STUFF	NO-STUFF
C3G4	STUFF	NO-STUFF
C3U2	STUFF	NO-STUFF
C3U3	STUFF	NO-STUFF
C3V2	STUFF	NO-STUFF
C4B1	STUFF	NO-STUFF
C4N1	STUFF	NO-STUFF
C4N4	STUFF	NO-STUFF
C5B15	STUFF	NO-STUFF
C5B5	STUFF	NO-STUFF
C5B8	STUFF	NO-STUFF
C5N7	STUFF	NO-STUFF
C5N8	STUFF	NO-STUFF
C6A6	STUFF	NO-STUFF
C6M5	STUFF	NO-STUFF
J1G3	STUFF	NO-STUFF
Q1F1	STUFF	NO-STUFF
Q2F3	STUFF	NO-STUFF
Q4B1	STUFF	NO-STUFF
R1F4	STUFF	NO-STUFF
R1F5	STUFF	NO-STUFF
R1F6	STUFF	NO-STUFF
R1G1	STUFF	NO-STUFF
R1T19	STUFF	NO-STUFF
R1U3	STUFF	NO-STUFF
R1U4	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R1U5	STUFF	NO-STUFF
R2B1	STUFF	NO-STUFF
R2B3	STUFF	NO-STUFF
R2F2	STUFF	NO-STUFF
R2F3	STUFF	NO-STUFF
R2F4	STUFF	NO-STUFF
R2F5	STUFF	NO-STUFF
R2F8	STUFF	NO-STUFF
R2T5	STUFF	NO-STUFF
R2U1	STUFF	NO-STUFF
R3E1	STUFF	NO-STUFF
R3E2	STUFF	NO-STUFF
R3E3	STUFF	NO-STUFF
R3E4	STUFF	NO-STUFF
R3F16	STUFF	NO-STUFF
R3F2	STUFF	NO-STUFF
R3F3	STUFF	NO-STUFF
R3F5	STUFF	NO-STUFF
R3G1	STUFF	NO-STUFF
R3G6	STUFF	NO-STUFF
R3G7	STUFF	NO-STUFF
R3G8	STUFF	NO-STUFF
R3G9	STUFF	NO-STUFF
R3N6	STUFF	NO-STUFF
R3U1	STUFF	NO-STUFF
R3U2	STUFF	NO-STUFF
R3U3	STUFF	NO-STUFF
R4B1	STUFF	NO-STUFF
R4B18	STUFF	NO-STUFF
R4B2	STUFF	NO-STUFF
R4B3	STUFF	NO-STUFF
R4N1	STUFF	NO-STUFF
R4N10	STUFF	NO-STUFF
R4N13	STUFF	NO-STUFF
R4N14	STUFF	NO-STUFF
R4N2	STUFF	NO-STUFF
R4N3	STUFF	NO-STUFF
R4N4	STUFF	NO-STUFF
R4N5	STUFF	NO-STUFF
R4N7	STUFF	NO-STUFF
R4N8	STUFF	NO-STUFF
R5B6	STUFF	NO-STUFF
R5N2	STUFF	NO-STUFF
R6A10	STUFF	NO-STUFF

MARGIN CONTINUED...	DBG/XDK	RETAIL
R6A11	STUFF	NO-STUFF
R6M3	STUFF	NO-STUFF
R6M4	STUFF	NO-STUFF
U1F2	STUFF	NO-STUFF
U1F3	STUFF	NO-STUFF
U1G2	STUFF	NO-STUFF
U1U1	STUFF	NO-STUFF
U2U1	STUFF	NO-STUFF
U3E1	STUFF	NO-STUFF
U3E2	STUFF	NO-STUFF
U3G2	STUFF	NO-STUFF
U3G3	STUFF	NO-STUFF
U3T1	STUFF	NO-STUFF
U3V1	STUFF	NO-STUFF
U4B1	STUFF	NO-STUFF
U4B2	STUFF	NO-STUFF
U5B2	STUFF	NO-STUFF
U5B6	STUFF	NO-STUFF
U5N1	STUFF	NO-STUFF
U6A1	STUFF	NO-STUFF

PLEASE SEE BOM VARIANTS FOR STUFFING INSTRUCTIONS ON V1P2 AND STBY MARGINING

GDDR MEM. REFDES TO STUFF	TOP ONLY (4GB)	TOP & BOT (8GB)
C5F1	STUFF	STUFF
C5U9	STUFF	STUFF
C6F3	STUFF	STUFF
C6U7	STUFF	STUFF
C7D12	STUFF	STUFF
C7E9	STUFF	STUFF
C7R6	STUFF	STUFF
C7T7	STUFF	STUFF
R5F5	STUFF	STUFF
R5T6	STUFF	STUFF
R5T7	STUFF	STUFF
R5U1	NO-STUFF	STUFF
R5U6	STUFF	STUFF
R6F5	STUFF	STUFF
R6R1	STUFF	STUFF
R6R2	STUFF	STUFF
R6T7	STUFF	STUFF
R6T8	STUFF	STUFF
R6T9	STUFF	STUFF
R6U1	NO-STUFF	STUFF
R7E1	STUFF	STUFF
R7E8	STUFF	STUFF
R7T1	NO-STUFF	STUFF
R7T6	NO-STUFF	STUFF
U5F1	STUFF	STUFF
U5U1	NO-STUFF	STUFF
U5U2	NO-STUFF	STUFF
U6F1	STUFF	STUFF
U6U1	NO-STUFF	STUFF
U7D1	STUFF	STUFF
U7E1	STUFF	STUFF
U7T1	NO-STUFF	STUFF
U7T1	NO-STUFF	STUFF

SROM MEMORY REFDES TO STUFF	DEBUG	CPU DBG	XDK	RETAIL
C4R4	STUFF	STUFF	STUFF	NO-STUFF
R4R7	STUFF	STUFF	STUFF	NO-STUFF
R4R9	STUFF	STUFF	STUFF	NO-STUFF
R4R10	NO-STUFF	NO-STUFF	NO-STUFF	NO-STUFF
R4R11	STUFF	STUFF	STUFF	NO-STUFF
R4R12	STUFF	STUFF	STUFF	NO-STUFF

8 7 6 5 4 3 2 1

I2C REFERENCE TABLES

DIGITAL POTENTIOMETERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	256	0.007031V	W: 01011000 0X58, R: 01011001 0X59
VEDRAM	256	0.004199V	W: 01011000 0X58, R: 01011001 0X59
V5P0	256	0.011719V	W: 01011010 0X5A, R: 01011011 0X5B
V3P3	256	0.008V	W: 01011010 0X5A, R: 01011011 0X5B
VREF	256	0.007031V	W: 01011110 0X5E, R: 01011111 0X5F
VCS	256	?V	W: 01011110 0X5E, R: 01011111 0X5F
GPUPCIE	256	0.005859V	W: 01011100 0X5C, R: 01011101 0X5D
CPUPLL_1P8	256	0.007148V	W: 01011100 0X5C, R: 01011101 0X5D
V1P2STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V3P3STBY	?	?V	W: 01010100 0X54, R: 01010101 0X55
V1P2	?	?V	W: 01010110 0X56, R: 01010111 0X57

STEPS/STEPSIZE TB UPDATED

ANALOG TO DIGITAL CONVERTERS			
VOLTAGE RAIL	STEPS	STEP SIZE	I2C R/W ADDRESS
VMEM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
VEDRAM	4096	0.001221V	W: 01010000 0X50, R: 01010001 0X51
V5P0	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
V3P3	4096	0.000806V	W: 01010010 0X52, R: 01010011 0X53
VCS	4096	0.000806V	W: 01001000 0X48, R: 01001001 0X49
MEM_VREF	4096	0.000806V	W: 01000110 0X46, R: 01000111 0X47
GPUPCIE	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
CPUPLL_1P8	4096	0.000806V	W: 01000010 0X42, R: 01000011 0X43
V12P0	?	?V	W: 10000000 0X80, R: 10000001 0X81
TEMP SENSOR	?	?V	W: 10011100 0X9C, R: 10011101 0X9D
V5P0STBY	?	?V	W: 10011000 0X98, R: 10011001 0X99
V1P2STBY	?	?V	W: 10000110 0X86, R: 10000111 0X87
V3P3STBY	?	?V	W: 10010010 0X92, R: 10010011 0X93
V1P2	?	?V	W: 10000010 0X82, R: 10000011 0X83

STEPS/STEPSIZE TB UPDATED

8 7 6 5 4 3 2 1

CORONA DOC TRACKER

Item Id	Item Description
H101606	CORONA DOCUMENT TREE
H08945	SPEC,DC OUTPUT CORD ASSY ACCEPTANCE SPECIFICATION,DUAL BARREL
H08755	TRINITY CONSOLE ETHERNET SPECIFICATION
H08751	TRINITY CONSOLE FLASH SPECIFICATION
H08769	TRINITY CONSOLE PLL SPECIFICATION
H08757	TRINITY CONSOLE IR SPECIFICATION
H08770	TRINITY CONSOLE TILT SWITCH SPECIFICATION
H08775	TRINITY CONSOLE FPM LED DISPLAY SPEC
H100732	BORON EEPROM INITIALIZATION SPECIFICATION,SYDNEY
H09553	802.11N WI-FI MODULE SUPPLIER QUALIFICATION REQUIREMENTS
H08759	TRINITY CONSOLE V_CPUVCS REGULATOR SPECIFICATION
H08764	TRINITY CONSOLE V_MEM REGULATOR SPECIFICATION
H08765	TRINITY CONSOLE V_EDRAM REGULATOR SPECIFICATION
H08758	TRINITY CONSOLE V_CPUCORE REGULATOR SPECIFICATION
H02235	SPEC,XENON,OPTICAL DISC DRIVE ANTI PIRACY SPECIFICATION
H08938	XBOX360 OPTICAL DISC DRIVE COMPONENT SPECIFICATION,MUSTANG
H08939	XBOX360 OPTICAL DISC DRIVE INTERFACE SPECIFICATION,MUSTANG
H08753	MUSTANG HARD DRIVE COMPONENTS SPECIFICATION
H08756	TRINITY CONSOLE USB SPECIFICATION
H09169	SPECIFICATION,RJ45+AUXILIARY POWER CONNECTOR
H08676	CONSOLE USAGE MODEL AND RELIABILITY BUDGET
H08776	TRINITY CONSOLE FPM REQUIREMENTS DOCUMENT
H08754	TRINITY CONSOLE AUDIO / VIDEO SPECIFICATION
H05204	SPEC,XENON PCB SPECIFICATION,TG150
H09297	SPEC,SYSTEM FAN,HIGH SPEED PWM
H101572	SPEC,ACPT,SYS PS,135W,SMALL FORM FACTOR;2-OUTP W/FAN,1/2W
H101637	CORONA Console Security Specification
H101659	CORONA CONSOLE V_3P3STBY REGULATOR SPECIFICATION
H101660	CORONA CONSOLE V_1P2STBY REGULATOR SPECIFICATION
H101661	CORONA CONSOLE LINEAR REGULATORS SPECIFICATION
H101662	CORONA CONSOLE VR ARCHITECTURE
H101663	CORONA SYSTEM POWER BUDGET
H101664	CORONA SMC FIRMWARE REQUIREMENTS
H101665	CORONA POWER ON RESET TIMING DIAGRAM
H101667	CORONA CONSOLE SPECIFICATIONS TEMPLATE
H101502	CORONA GAME CONSOLE PRODUCTS SPECIFICATION
H101669	CORONA CONSOLE FLASH SPECIFICATION
H101670	CORONA MMC SPECIFICATION
H101671	CORONA SYSTEM BLOCK DIAGRAM
H101672	CORONA 1/2W STANDBY POWER BUDGET
H09424	VEJLE CPU DATASHEET
H08762	TRINITY CONSOLE V_5P0 REGULATOR SPECIFICATION
H101005	Wave Module Specification

[PAGE_TITLE=DOC TRACKER]

MICROSOFT CONFIDENTIAL	PROJECT NAME CORONA_XDK_4L	PAGE 73/87	FAB E	REV 1.01
---------------------------	-------------------------------	---------------	----------	-------------

8 7 6 5 4 3 2 1

Title: Basenet Report
 Design: corona
 Date: Feb 17 21:27:51 2011

Base nets and synonyms for
 corona_lib.CORONA(@corona_lib.corona(sch_1))
 Base Signal
 Location([Zone][dir])

AUD_L_OUT	33C1	37C7
AUD_RDY_BSBY	24A6	35A3
AUD_RDY_BSBY_R	24B2	24A8 62C8
AUD_RST_N	24B2	33B6
AUD_R_OUT	33B1	37C7
AUD_SPI_CLK	24A6	35A7
AUD_SPI_CLK_R	24B2	24A8 62C8
AUD_SPI_MISO	35A3	24B6
AUD_SPI_MISO_R	24B8	24B2 62C5
AUD_SPI_MOSI	24C6	35A7
AUD_SPI_MOSI_R	24B2	24C8 62C5
AUD_SSB	24A3	35A7
AUD_SSB_R	24B2	24A5 62C8
AUD_VOUTL	33B4	
AUD_VOUTL_R	33B3	
AUD_VOUTR	33B4	
AUD_VOUTR_R	33B3	
AV_MODE0	37C3	25C8 37C3
AV_MODE0_R	25C6	
AV_MODE1	37C3	25C8 37C3
AV_MODE1_R	25C6	
AV_MODE2	37C3	25B8 37C3
AV_MODE2_R	25B6	
BINDSW_N	38A8	25D2
BINDSW_N_R	38A6	
BLEEDER_B	42B2	
BLEEDER_C1	42B2	
BLEEDER_C2	42B2	
BLEEDER_V12P0_B1	42B7	
BLEEDER_V12P0_B2	42C5	
BLEEDER_V12P0_C1	42B6	
BLEEDER_V12P0_C2	42B6	
BLEEDER_V12P0_LOAD	42B5	
BORONFMPMPORT_DN	26B2	38B8
BORONFMPMPORT_DP	26B2	38B8
BORONFPM_CLK	25A2	38A8
BORONFPM_DATA	25A2	38A8
BRD_TEMP_N	23B8	38A8 61B8
BRD_TEMP_N_DIODE	23B7	
BRD_TEMP_N_EXT	61B7	
BRD_TEMP_N_KSB	61B5	23A8
BRD_TEMP_N_R	38A6	
BRD_TEMP_P	61B8	23C8 38A8
BRD_TEMP_P_DIODE	23C7	
BRD_TEMP_P_EXT	61B6	61C5
BRD_TEMP_P_KSB	23A1	61B5
BRD_TEMP_P_R	38A6	

CAL_TEMP_N	23A1	23A8
CAL_TEMP_P	23A4	
CORE_HF_BGR_PLL	2A1	
CPU_CHECKSTOP_N	2D1	63A4
CPU_CHECKSTOP_N_LED	63B6	
CPU_CHECKSTOP_N_LED_B	63A5	
CPU_CHECKSTOP_N_LED_C	63B5	
CPU_CHECKSTOP_N_R	63A6	
CPU_CLK_DN	22B1	2C7
CPU_CLK_DN_R	22C4	
CPU_CLK_DN_R2	2C7	
CPU_CLK_DP	22B1	2C7
CPU_CLK_DP_R	22C4	
CPU_CLK_DP_R2	2C7	
CPU_CORE_HF_CLKOUT_DN	6D1	
CPU_CORE_HF_CLKOUT_DP	6D1	
CPU_DBG0_POST0	3A5	
CPU_DBG1_POST1	3A5	
CPU_DBG2_POST2	3A5	
CPU_DBG3_POST3	3A5	
CPU_DBG4_POST4	3A5	
CPU_DBG5_POST5	3A5	
CPU_DBG6_POST6	3A5	
CPU_DBG7_POST7	3A5	
CPU_DBG8_RST0	3A5	
CPU_DBG9_RST1	3A5	
CPU_DBG10_RST2	3A5	
CPU_DBG11_GPU_HB	3A5	
CPU_DBG12_CPUCLK0	3A5	
CPU_DBG13_CPUCLK1	3A5	
CPU_DBG14_GPUCLK0	3A5	
CPU_DBG15_GPUCLK1	3A5	
CPU_DBG_RST_EN	2B7	
CPU_DBG_TBCLK0	3D7	
CPU_DBG_TBCLK1	3D7	
CPU_DLL_SNIFF_OUT	3D7	
CPU_EXT_CLK_EN	2B7	
CPU_LIMIT_BYPASS	2B1	
CPU_PLL_BYPASS	2B1	
CPU_PSRO0_OUT	2B7	
CPU_PWRGD	25A2	2D7 63A8
CPU_PWRGD_R	63A7	
CPU_RST_N	25B3	2D7
CPU_RST_N_2_R	63A7	
CPU_RST_V1P1_N	2D1	63A8
CPU_SRVID	2B1	51B8
CPU_TCLK	5C8	63A4 63D8
CPU_TDI	5C8	63A8 63D8
CPU_TDO	5C8	63A8 63D8
CPU_TE	2A6	
CPU_TEMP_N	4B8	61C8
CPU_TEMP_N_EXT	61C7	
CPU_TEMP_N_KSB	61C5	64C3 23A8
CPU_TEMP_P	61D8	4B8
CPU_TEMP_P_EXT	61D6	61D5
CPU_TEMP_P_KSB	23A1	61D5 64C6
CPU_TINIT	2A6	

CPU_TMS	5C8	63A8 63D6
CPU_TRST_N	5C8	63A8
CPU_TRST_N_R	5C8	63D8
CPU_VDDS0_DN	6D8	
CPU_VDDS0_DP	6D8	
CPU_VDDS1_DN	6D8	
CPU_VDDS1_DP	6D8	
CPU_VGATE	2B7	
CPU_VREG_APS1	2C1	43C7
CPU_VREG_APS2	2C1	43D7
CPU_VREG_APS3	2C1	43D7
CPU_VREG_APS4	2C1	43D7
CPU_VREG_APS5	2C1	43D7
CPU_VREG_APS6	2C1	43D7
DAC_RSET	23C6	
DBG_LED0	25D1	63D3
DBG_LED0_LED	63D1	
DBG_LED0_LED_R	63D2	
DFM_THIEVING_PADS_REQUIREMENT3	38D5	
EDRAM_PSRO_DOUT	2B7	
EDRAM_TEMP_N	4B8	61A8
EDRAM_TEMP_N_EXT	61A7	
EDRAM_TEMP_N_KSB	61A5	64B3 23A8
EDRAM_TEMP_P	61B8	4B8
EDRAM_TEMP_P_EXT	61A6	61A5
EDRAM_TEMP_P_KSB	23A1	61B5 64B6
EJECTSW_N	38A8	25C2 35A3
EJECTSW_N_R	38A6	
ENET_RX_DN	27C8	38B8
ENET_RX_DP	27C8	38C8
ENET_RX_TERM	38C7	
ENET_TX_DN	27C2	38C8
ENET_TX_DP	27C2	38C8
ENET_TX_TERM	38C7	
EXPPORT_PORT1_DN	26B6	39C4
EXPPORT_PORT1_DP	26B6	39C4
EXPPORT_PORT2_DN	26A6	39B4
EXPPORT_PORT2_DP	26B6	39B4
EXPPORT_PORT3_DN	26B6	39A4
EXPPORT_PORT3_DP	26B6	39A4
EXPPORT_RJ45_DN	26B6	38C5
EXPPORT_RJ45_DP	26B6	38C5
EXT_CLK48_IN	22B6	
EXT_CLK48_SEL	22B6	
EXT_JTM_SEL	25A4	
EXT_PCIEX_CLK_DN	22B4	
EXT_PCIEX_CLK_DP	22B4	
EXT_PWR_ON_DBG	62A3	
EXT_PWR_ON_N	37D3	62A1 63A4 25C2
EXT_PWR_ON_N_R	25C4	
EXT_TEMP_N	61C4	
EXT_TEMP_PWR_CTRL	25D2	61B3
EXT_TMP_A0	61A4	
EXT_TMP_A1	61A4	
FAN1_FDBK	36B4	23A6
FAN1_FDBK_R	36B6	

FAN1_OUT	23A2	36C6
FAN1_Q1_C	36C5	
FAN1_Q1_E	36C5	
FAN_OP1_DP	23A7	
FAN_PULLUP	36C2	
FAN_TACH	36C1	24B1 25C8
FAN_TACH_SMC_R	25C6	
FAN_TACH_SMM_R	24B3	62D8
FLSH_ALE	26C2	34B5
FLSH_CE_N	26C2	32B6 34B5 63C3
FLSH_CE_N_R	26C4	
FLSH_CLE	26C2	32C8 34B5
FLSH_DATA<0>	63C3	
FLSH_DATA<7..0>	26D7	32A8 32B6 34C8
FLSH_DATA<1>	63C1	
FLSH_DATA<2>	63C3	
FLSH_DATA<3>	63C1	
FLSH_DATA<4>	63C3	
FLSH_DATA<5>	63C1	
FLSH_DATA<6>	63C3	
FLSH_DATA<7>	63C3	
FLSH_NC38	34C2	
FLSH_READY	34C1	26B7
FLSH_RE_N	26C2	34B5
FLSH_WE_N	26C2	34B5
FLSH_WP_N	26C7	63C1 32A3 32B6 34B5
GAMEPORT1_DN	26B2	39D8
GAMEPORT1_DP	26B2	39D8
GAMEPORT2_DN	26C2	39C8
GAMEPORT2_DP	26C2	39C8
GPU_CLK_DN	22B1	4D8 62A6
GPU_CLK_DN_C	4C8	
GPU_CLK_DN_R	22C4	
GPU_CLK_DN_R2	4D6	
GPU_CLK_DP	22B1	4D8 62A6
GPU_CLK_DP_C	4D8	
GPU_CLK_DP_R	22C4	
GPU_CLK_DP_R2	4D6	
GPU_DBG_RST_EN	2B7	
GPU_HSYNC_OUT	4B1	23C6
GPU_PIX_CLK_1X	4C2	23D7
GPU_RST_DONE	4D2	25B2
GPU_RST_DONE_R	25B4	
GPU_RST_N	25A2	4C8
GPU_SROM_CS	5C4	
GPU_SROM_CS_N_R	63C8	5B1
GPU_SROM_EN	5C4	
GPU_SROM_SCLK	5C4	
GPU_SROM_SCLK_R	63C8	5B1
GPU_SROM_SI	5B1	63C6
GPU_SROM_SO	5C4	
GPU_SROM_SO_R	63C8	5B1
GPU_SROM_WP_N	63C6	5B1
GPU_TEMP_N	4B8	61C8
GPU_TEMP_N_EXT	61C7	
GPU_TEMP_N_KSB	61C5	64B3 23A8

GPU_TEMP_P	61C8 4C8
GPU_TEMP_P_EXT	61C6 61C5
GPU_TEMP_P_KSB	23A1 61C5 64B6
GPU_TRST_ED_N	5B8 63D6
GPU_TRST_N	5B8 63D6
GPU_VSYNC_OUT	4B1 23C6
HDD_RX_DN	41C8 27B8
HDD_RX_DN_C	41C6
HDD_RX_DP	41C8 27B8
HDD_RX_DP_C	41C6
HDD_TX_DN	27A1 41D8
HDD_TX_DN_C	41D6
HDD_TX_DP	27A1 41D8
HDD_TX_DP_C	41D6
HDMI_CEC	40B3
HDMI_DDC_CLK	23A2 37D3 40A8 55D8
HDMI_DDC_DATA	23A2 37C3 40A8 55D8
HDMI_HPD	40A1 23B6
HDMI_HPD_PIN	40A3
HDMI_TX0_DN	23A1 40C8
HDMI_TX0_DP	23B1 40C8
HDMI_TX0_DP_R	23B2
HDMI_TX1_DN	23B1 40C8
HDMI_TX1_DP	23B1 40D8
HDMI_TX1_DP_R	23B2
HDMI_TX2_DN	23B1 40D8
HDMI_TX2_DP	23B1 40D8
HDMI_TX2_DP_R	23B2
HDMI_TXC_DN	23C1 40B8
HDMI_TXC_DP	23C1 40B8
HDMI_TXC_DP_R	23C2
I2S_BCLK	27B1 33B7
I2S_BCLK_R	27B4
I2S_MCLK	27B1 33B7
I2S_MCLK_R	27B4
I2S_SD	27B1 33B7
I2S_SD_R	27B4
I2S_WS	27B1 33B7
I2S_WS_R	27B4
IR_DATA	35B5 25A7
KER_DBG_RXD	62B1 24C6
KER_DBG_TXD	24C1 62B5
KER_DBG_TXD_R	24C3
KSB_DEBUG	24B3
KSB_RSET	23B5
LVLCNT	37C7
MARGIN_GPUPCIE_CPUPLL_AD0	58C4
MARGIN_GPUPCIE_CPUPLL_AD1	58C4
MARGIN_STBY_A0	59C4
MARGIN_STBY_A1	59C4
MARGIN_STBY_A2	59C4
MARGIN_V1P2_A0	60C4
MARGIN_V1P2_A1	60C4
MARGIN_V1P2_A2	60C4
MARGIN_V1P2_FB_VSS	60C4
MARGIN_V3P3_V5P0_AD0	56C6
MARGIN_V3P3_V5P0_AD1	56C6

MARGIN_VCS_AS	57B5
MARGIN_VCS_CONVST	57B4
MARGIN_VIN1	57D4
MARGIN_VMEM_VEDRAM_AD0	55C4
MARGIN_VMEM_VEDRAM_AD1	55C4
MARGIN_VMEM_VREFS_BOT	57A6
MARGIN_VREFS_AD0	57A6
MARGIN_VREFS_AD1	57A6
MARGIN_VREFS_AS	57D4
MARGIN_VREFS_CONVST	57C4
MA_A<11..0>	12C5 14C8 15C8
MA_BA<2..0>	12C5 14C8 15C8
MA_CAS_N	12B5 14B8 15B8
MA_CKE	12B5 14B8 15B8
MA_CLK0_DN	12C5 14D8
MA_CLK0_DP	12C5 14D8
MA_CLK1_DN	12C5 15D8
MA_CLK1_DP	12C5 15D8
MA_CS0_N	12B5 14B8
MA_CS1_N	12B5 14B8 15B8
MA_DM0	12B8 14B4 15B5
MA_DM1	12C8 14B4 15B5
MA_DM2	12C8 14C4 15C5
MA_DM3	12D8 14C4 15C5
MA_DQ0	12B8 14B4 15B5
MA_DQ1	12B8 14B4 15B5
MA_DQ2	12B8 14B4 15B5
MA_DQ3	12B8 14B4 15B5
MA_DQ4	12B6 12B8 14B4 15B5
MA_DQ5	12B8 14B4 15C5
MA_DQ6	12B8 14B4 15C5
MA_DQ7	12B8 14B4 15C5
MA_DQ8	12C8 14B4 15B5
MA_DQ9	12C8 14B4 15B5
MA_DQ10	12C8 14B4 15B5
MA_DQ11	12C8 14B4 15B5
MA_DQ12	12B6 12C8 14B4 15B5
MA_DQ13	12C8 14B4 15B5
MA_DQ14	12C8 14C4 15B5
MA_DQ15	12C8 14C4 15B5
MA_DQ16	12C8 14C4 15C5
MA_DQ17	12C8 14C4 15C5
MA_DQ18	12C8 14C4 15C5
MA_DQ19	12C8 14C4 15C5
MA_DQ20	12C8 14C4 15D5
MA_DQ21	12C8 14C4 15D5
MA_DQ22	12C8 14C4 15D5
MA_DQ23	12C8 14C4 15D5
MA_DQ24	12D8 14C4 15C5
MA_DQ25	12D8 14C4 15C5
MA_DQ26	12D8 14C4 15C5
MA_DQ27	12D8 14C4 15C5
MA_DQ28	12D8 14C4 15C5
MA_DQ29	12D8 14D4 15C5
MA_DQ30	12D8 14D4 15C5
MA_DQ31	12D8 14D4 15C5
MA_RAS_N	12B5 14B8 15B8

MA_RDQS0	14B4 15B5 12B8
MA_RDQS1	14B4 15B5 12C8
MA_RDQS2	14C4 15C5 12C8
MA_RDQS3	14C4 15C5 12D8
MA_VREF0	12A7
MA_WDQS0	12A6 12B8 14B4 15B5
MA_WDQS1	12B6 12C8 14B4 15B5
MA_WDQS2	12C8 14C4 15C5
MA_WDQS3	12D8 14C4 15C5
MA_WE_N	12B5 14B8 15B8
MA_ZQ_BOT	15B5
MA_ZQ_TOP	14B5
MB_A<11..0>	12C1 16C8 17C8
MB_BA<2..0>	12C1 16B8 17B8
MB_CAS_N	12B1 16B8 17B8
MB_CKE	12B1 16B8 17B8
MB_CLK0_DN	12C1 16C8
MB_CLK0_DP	12C1 16D8
MB_CLK1_DN	12C1 17C8
MB_CLK1_DP	12C1 17D8
MB_CS0_N	12B1 16B8
MB_CS1_N	12B1 16B8 17B8
MB_DM0	12B4 16B5 17B5
MB_DM1	12C4 16B5 17B5
MB_DM2	12C4 16C5 17C5
MB_DM3	12D4 16C5 17C5
MB_DQ0	12B4 16B5 17B5
MB_DQ1	12B4 16B5 17B5
MB_DQ2	12B4 16B5 17B5
MB_DQ3	12B4 16B5 17B5
MB_DQ4	12B2 12B4 16B5 17B5
MB_DQ5	12B4 16B5 17B5
MB_DQ6	12B4 16B5 17B5
MB_DQ7	12B4 16B5 17B5
MB_DQ8	12C4 16B5 17B5
MB_DQ9	12C4 16B5 17B5
MB_DQ10	12C4 16B5 17B5
MB_DQ11	12C4 16B5 17B5
MB_DQ12	12B2 12C4 16B5 17B5
MB_DQ13	12C4 16B5 17B5
MB_DQ14	12C4 16B5 17B5
MB_DQ15	12C4 16B5 17B5
MB_DQ16	12C4 16C5 17C5
MB_DQ17	12C4 16C5 17C5
MB_DQ18	12C4 16C5 17C5
MB_DQ19	12C4 16C5 17C5
MB_DQ20	12C4 16C5 17C5
MB_DQ21	12C4 16C5 17C5
MB_DQ22	12C4 16C5 17C5
MB_DQ23	12C4 16C5 17D5
MB_DQ24	12D4 16C5 17C5
MB_DQ25	12D4 16C5 17C5
MB_DQ26	12D4 16C5 17C5
MB_DQ27	12D4 16C5 17C5
MB_DQ28	12D4 16C5 17C5
MB_DQ29	12D4 16C5 17C5
MB_DQ30	12D4 16C5 17C5

MB_DQ31	12D4 16D5 17C5
MB_RAS_N	12B1 16B8 17B8
MB_RDQS0	16B5 17B5 12B4
MB_RDQS1	16B5 17B5 12C4
MB_RDQS2	16C5 17C5 12C4
MB_RDQS3	16C5 17C5 12D4
MB_VREF0	12A3
MB_WDQS0	12A2 12B4 16B5 17B5
MB_WDQS1	12B2 12C4 16B5 17B5
MB_WDQS2	12C4 16C5 17C5
MB_WDQS3	12D4 16C5 17C5
MB_WE_N	12B1 16B8 17B8
MB_ZQ_BOT	17A5
MB_ZQ_TOP	16A5
MC_A<11..0>	13C5 18C8 19C8
MC_BA<2..0>	13C5 18B8 19B8
MC_CAS_N	13B5 18B8 19B8
MC_CKE	13C5 18B8 19B8
MC_CLK0_DN	13C5 18D8
MC_CLK0_DP	13C5 18D8
MC_CLK1_DN	13C5 19D8
MC_CLK1_DP	13D5 19D8
MC_CS0_N	13B5 18B8
MC_CS1_N	13B5 18B8 19B8
MC_DM0	13B8 18B4 19B4
MC_DM1	13C8 18B4 19B4
MC_DM2	13C8 18C4 19C4
MC_DM3	13D8 18C4 19C4
MC_DQ0	13B8 18B4 19B4
MC_DQ1	13B8 18B4 19B4
MC_DQ2	13B8 18B4 19B4
MC_DQ3	13B8 18B4 19B4
MC_DQ4	13B6 13B8 18B4 19B4
MC_DQ5	13B8 18B4 19B4
MC_DQ6	13B8 18B4 19B4
MC_DQ7	13B8 18B4 19C4
MC_DQ8	13C8 18B4 19B4
MC_DQ9	13C8 18B4 19B4
MC_DQ10	13C8 18B4 19B4
MC_DQ11	13C8 18B4 19B4
MC_DQ12	13B6 13C8 18B4 19B4
MC_DQ13	13C8 18B4 19B4
MC_DQ14	13C8 18C4 19B4
MC_DQ15	13C8 18C4 19B4
MC_DQ16	13C8 18C4 19C4
MC_DQ17	13C8 18C4 19C4
MC_DQ18	13C8 18C4 19C4
MC_DQ19	13C8 18C4 19C4
MC_DQ20	13C8 18C4 19C4
MC_DQ21	13C8 18C4 19C4
MC_DQ22	13C8 18C4 19D4
MC_DQ23	13D8 18C4 19D4
MC_DQ24	13D8 18C4 19C4
MC_DQ25	13D8 18C4 19C4
MC_DQ26	13D8 18C4 19C4
MC_DQ27	13D8 18C4 19C4
MC_DQ28	13D8 18C4 19C4

MC_DQ29	13D8 18D4 19C4
MC_DQ30	13D8 18D4 19C4
MC_DQ31	13D8 18D4 19C4
MC_RAS_N	13B5 18B8 19B8
MC_RDQS0	18B4 19B4 13B8
MC_RDQS1	18B4 19B4 13C8
MC_RDQS2	18C4 19C4 13C8
MC_RDQS3	18C4 19C4 13D8
MC_VREF0	13A7
MC_WDQS0	13B5 13B8 18B4 19B4
MC_WDQS1	13B5 13C8 18B4 19B4
MC_WDQS2	13C8 18C4 19C4
MC_WDQS3	13D8 18C4 19C4
MC_WE_N	13B5 18B8 19B8
MC_ZQ_BOT	19B5
MC_ZQ_TOP	18B5
MD_A<11..0>	13C1 20C8 21C8
MD_BA<2..0>	13C1 20C8 21B8
MD_CAS_N	13B1 20B8 21B8
MD_CKE	13C1 20B8 21B8
MD_CLK0_DN	13C1 20D8
MD_CLK0_DP	13C1 20D8
MD_CLK1_DN	13C1 21D8
MD_CLK1_DP	13D1 21D8
MD_CS0_N	13B1 20B8
MD_CS1_N	13B1 20B8 21B8
MD_DM0	13B4 20B4 21B5
MD_DM1	13C4 20B4 21B5
MD_DM2	13C4 20C4 21C5
MD_DM3	13D4 20C4 21C5
MD_DQ0	13B4 20B4 21B5
MD_DQ1	13B4 20B4 21B5
MD_DQ2	13B4 20B4 21B5
MD_DQ3	13B4 20B4 21B5
MD_DQ4	13B4 20B4 21B5
MD_DQ5	13B4 20B4 21B5
MD_DQ6	13B4 20B4 21C5
MD_DQ7	13B4 20B4 21C5
MD_DQ8	13C4 20B4 21B5
MD_DQ9	13C4 20B4 21B5
MD_DQ10	13C4 20B4 21B5
MD_DQ11	13C4 20B4 21B5
MD_DQ12	13B2 13C4 20C4 21B5
MD_DQ13	13C4 20C4 21B5
MD_DQ14	13C4 20C4 21B5
MD_DQ15	13C4 20C4 21B5
MD_DQ16	13C4 20C4 21C5
MD_DQ17	13C4 20C4 21C5
MD_DQ18	13C4 20C4 21C5
MD_DQ19	13C4 20C4 21C5
MD_DQ20	13C4 20C4 21C5
MD_DQ21	13C4 20C4 21D5
MD_DQ22	13C4 20C4 21D5
MD_DQ23	13D4 20C4 21D5
MD_DQ24	13D4 20C4 21C5
MD_DQ25	13D4 20C4 21C5
MD_DQ26	13D4 20C4 21C5

MD_DQ27	13D4 20D4 21C5
MD_DQ28	13D4 20D4 21C5
MD_DQ29	13D4 20D4 21C5
MD_DQ30	13D4 20D4 21C5
MD_DQ31	13D4 20D4 21C5
MD_RAS_N	13B1 20B8 21B8
MD_RDQS0	20B4 21B5 13B4
MD_RDQS1	20B4 21B5 13C4
MD_RDQS2	20C4 21C5 13C4
MD_RDQS3	20C4 21C5 13D4
MD_VREF0	13A3
MD_WDQS0	13B4 20B4 21B5
MD_WDQS1	13B2 13C4 20B4 21B5
MD_WDQS2	13C4 20C4 21C5
MD_WDQS3	13D4 20C4 21C5
MD_WE_N	13B1 20B8 21B8
MD_ZQ_BOT	21B5
MD_ZQ_TOP	20B5
MEM_A_VREF0	15A6 14B8 15B8
MEM_A_VREF1	14A6 14B8 15B8
MEM_B_VREF0	17A6 16B8 17B8
MEM_B_VREF1	16A6 16B8 17B8
MEM_CALA	4A6
MEM_CALB	4A6
MEM_C_VREF0	19A6 18B8 19B8
MEM_C_VREF1	18A6 18B8 19B8
MEM_D_VREF0	21A6 20B8 21B8
MEM_D_VREF1	20A6 20B8 21B8
MEM_RST	4B1 14D8 15D8 16C8 17C8 18D8 19C8 20D8 21D8
MEM_SCAN_BOT_EN	4A1 15B8 17B8 19B8 21B8
MEM_SCAN_BOT_EN_N	4A4
MEM_SCAN_EN	4A1 14B8 15B8 16B8 17B8 18B8 19B8 20B8 21B8
MEM_SCAN_TOP_EN	4A1 14B8 16B8 18B8 20B8
MEM_VREFS	57A6 57D4
MEM_VREFS_R	57A6
MMC_DV_CARD	32C5
MMC_EMBED_SEL	32C5
MMC_FLSH_ALE	32B3
MMC_FLSH_CE0_N	32B3
MMC_FLSH_CE1_N	32B3
MMC_FLSH_CLE	32B3
MMC_FLSH_DATA0	32C3
MMC_FLSH_DATA1	32C3
MMC_FLSH_DATA2	32C3
MMC_FLSH_DATA3	32C3
MMC_FLSH_DATA4	32C3
MMC_FLSH_DATA5	32C3
MMC_FLSH_DATA6	32C3
MMC_FLSH_DATA7	32C3
MMC_FLSH_READY	32B3
MMC_FLSH_RE_N	32B3
MMC_FLSH_WE_N	32B3
MMC_FLSH_WP_N	32B3

MMC_ISOLT	32C5
MMC_RSTCLK	32C5
MMC_RST_N	32C7 63C1
MMC_SD_SEL	32C5
MMC_V12	32C6
MON_V1P2STBY_A0	59A2
MON_V1P2STBY_A1	59A2
MON_V1P2_A0	60C6
MON_V1P2_A1	60C6
MON_V3P3STBY_A0	59A6
MON_V3P3STBY_A1	59A6
MON_V5P0STBY_A0	59C6
MON_V5P0STBY_A1	59C6
MON_V12P0_A0	58C6
MON_V12P0_A1	58C6
ODD_RX_DN	41A8 27B8
ODD_RX_DN_C	41A7
ODD_RX_DP	41A8 27B8
ODD_RX_DP_C	41A7
ODD_TX_DN	27A1 41A8
ODD_TX_DN_C	41A7
ODD_TX_DP	27A1 41B8
ODD_TX_DP_C	41B7
PEX_GPU_SB_L0_DN	4C2 24C7 62A6
PEX_GPU_SB_L0_DN_C	4C4
PEX_GPU_SB_L0_DP	4C2 24C7 62A6
PEX_GPU_SB_L0_DP_C	4C4
PEX_GPU_SB_L1_DN	4C2 24C7 62A6
PEX_GPU_SB_L1_DN_C	4C4
PEX_GPU_SB_L1_DP	4D2 24C7 62A6
PEX_GPU_SB_L1_DP_C	4D4
PEX_RCAL	4C6
PEX_SB_GPU_L0_DN	24C1 4C8 62A8
PEX_SB_GPU_L0_DN_C	24C3
PEX_SB_GPU_L0_DP	24C1 4C8 62A8
PEX_SB_GPU_L0_DP_C	24C3
PEX_SB_GPU_L1_DN	24D1 4C8 62A8
PEX_SB_GPU_L1_DN_C	24D3
PEX_SB_GPU_L1_DP	24D1 4C8 62A8
PEX_SB_GPU_L1_DP_C	24D3
PIX_CLK_2X_DN	22A1 4C8
PIX_CLK_2X_DN_R	22B4
PIX_CLK_2X_DP	22A1 4C8
PIX_CLK_2X_DP_R	22B4
PIX_DATA<14..0>	4C2 23D7
PMBUS_CLK	55D6 44C8 55A2 55D1
56B1 56D4 57B2 57C2 57D1 58A5 58C8 58D1	
59A4 59A7 59C5 59C8 60C4 60C8 64B2	
PMBUS_DATA	44C8 55A2 55D1 55D6
56B1 56D3 57A2 57C2 57D1 58A5 58C8 58D1	
59A4 59A7 59C5 59C8 60C4 60C8 64B2	
POR_BYPASS	22C6
POST_IN<0..4>	3C4
PSU_V12P0_EN	25A7 38A4 42B8
PSU_V12P0_EN_R	38A2
PWRSW_N	38A8 25C2 35A3
PWRSW_N_R	35B3 38A8

RESISTOR0_DN	2B7
RESISTOR0_DP	2B7
SB_GPIO<0>	24A2 62D5
SB_GPIO<0..15>	24D5
SB_GPIO<1>	24A2 62D5
SB_GPIO<2>	24A2 62C8
SB_GPIO<3>	24A2 62C5
SB_GPIO<4>	24A2 62D8
SB_GPIO<5>	24B2 62C5
SB_MAIN_PWRGD	25A8 22C2
SB_MAIN_PWRGD_R	25A6
SB_RST_N	25A7 22C1
SB_RST_N_R	22C4
SB_TCLK	63C8 24A6
SB_TDI	63C8 24A6
SB_TDO	24A6 63C8
SB_TMS	63C6 24A6
SB_TRST	63C6 24A6
SCART_RGB	24B2 37B8 62D5
SCART_RGB_OUT	37B6
SCART_RGB_OUT_R	37B7
SCART_RGB_R	37B7
SMB_CLK	22B8 25B8 55D8 61D3 62B5
SMB_CLK_EXTTEMP	61A2 61C2 61D1
SMB_CLK_EXTTEMP_R	61D2
SMB_CLK_R	62B4
SMB_DATA	22B8 25B8 55C8 61D3 62A1
SMB_DATA_EXTTEMP	61A2 61C2 61D1
SMB_DATA_EXTTEMP_R	61D2
SMB_DATA_R	62A3
SMC_CPU_CHKSTOP_DETECT	25A7 63A3
SMC_CPU_CHKSTOP_DETECT_B	63A5
SMC_DBG_EN	62B5 25C8
SMC_DBG_RXD	62A2 25C8
SMC_DBG_RXD_R	62B1 62A5
SMC_DBG_TXD	25D2 62B5
SMC_DBG_TXD_R	25D4
SMC_P0_GPIO5	25B4
SMC_PWM0	25A2 23A8
SMC_PWM1	25A2 36A6
SMC_PWM1_R	36A3
SMC_RST_N	22C1 25D8 42B3 62B1
SMC_RST_N_R	22C4
SMC_RST_XDK_N	62B3
SPDIF_OUT	27B1 37D8 39A8
SPDIF_OUT_R	27B4
SPI_CLK	62B6 26D7
SPI_MISO	26D2 62B8
SPI_MISO_R	26D4
SPI_MOSI	62B6 26D7
SPI_SS_N	62B8 26D7
SPKR_DRIVE_N	35A3
SPKR_DRIVE_P	35A3
TILTSW_N	35C3 25C2
TILTSW_N_R	35C5

TRAY_OPEN	25A7	41A1
TRAY_OPEN_R	25A6	
TRAY_STATUS	41A4	25A7
TRAY_STATUS_R	41A3	
USBB_D1_DN	26B4	
USBB_D1_DP	26B4	
V1P2STBY_ISENSE_N	53D2	59A4
V1P2STBY_ISENSE_N_R	59A3	
V1P2STBY_ISENSE_P	53D2	59B4
V1P2STBY_ISENSE_P_R	59B3	
V1P2_ISENSE_N	52D4	60C8
V1P2_ISENSE_N_R	60C6	
V1P2_ISENSE_P	52D4	60D8
V1P2_ISENSE_P_R	60D6	
V3P3STBY_ISENSE_N	53B1	59A7
V3P3STBY_ISENSE_N_R	59A6	
V3P3STBY_ISENSE_P	53B1	59B7
V3P3STBY_ISENSE_P_R	59B6	
V5POSTBY_CONN	38A2	
V5POSTBY_ISENSE_N	38A2	59C8
V5POSTBY_ISENSE_N_R	59C6	
V5POSTBY_ISENSE_P	38A2	59D8
V5POSTBY_ISENSE_P_R	59D6	
V5P0_EXPPORT_RJ45	38D5	
V12P0_EXPPORT_RJ45	38D5	
V12P0_PWRGD	22D3	25B8 42B8
VAA_3P3STBY_USB_FET	30B5	
VAA_3P3STBY_USB_FET_EN	30B5	
VAA_3P3_HDMI	31C4	
VAA_3P3_HDMI_FET_EN	31D2	
VAA_3P3_LDO25	31B4	
VCC_WAVEPORT	39B6	
VDD18_OUT_CAP	30B2	
VDD25_OUT_CAP	31C4	
VDD_3P3_LDO18	30C2	
VID_DACA_DP	23D2	37B8
VID_DACA_DP_L	37B7	
VID_DACA_OUT	37B4	37D7
VID_DACB_DP	23D2	37A8
VID_DACB_DP_L	37A7	
VID_DACB_OUT	37A4	37D7
VID_DACC_DP	23D2	37B4
VID_DACC_DP_L	37B3	
VID_DACC_OUT	37B1	37D7
VID_DACD_DP	23D2	37A4
VID_DACD_DP_L	37A3	
VID_DACD_OUT	37A1	37C7
VID_HSYNC_OUT	37B1	37C7
VID_HSYNC_OUT_R	23C3	37B3
VID_VSYNC_OUT	37B3	37C7
VID_VSYNC_OUT_R	23C3	37B5
VREG_1P2STBY_EN	53C6	
VREG_1P2STBY_FB	53B1	59D5
VREG_1P2STBY_FB_CHIP	53C5	
VREG_1P2STBY_FB_D	59D4	
VREG_1P2STBY_FB_MID	59D5	53B1
VREG_1P2STBY_FB_R	53B3	

VREG_1P2STBY_SW	53C5	
VREG_1P2_EN	25C8	52C8
VREG_1P2_EN_R	25C6	
VREG_1P2_FB	52C4	60D4
VREG_1P2_FB_MID	60C4	52C4
VREG_1P2_PWRGD	52C8	
VREG_3P3STBY_EN	53A7	
VREG_3P3STBY_FB	53A1	59D1
VREG_3P3STBY_FB_CHIP	53A4	
VREG_3P3STBY_FB_D	59D3	
VREG_3P3STBY_FB_MID	59C1	53A1
VREG_3P3STBY_FB_R	53A3	
VREG_3P3STBY_SW	53A5	
VREG_CPU1_VCC	45B7	
VREG_CPU2_VCC	45D7	
VREG_CPUCORE_PWRGD	44D1	25A7
VREG_CPUPLL_1P8_FB	52A5	58A8 58D1
VREG_CPUPLL_1P8_FB_MID	58D1	52A5
VREG_CPUPLL_ADJUST	52A8	
VREG_CPUPLL_B3	58C2	
VREG_CPUPLL_PCIE_AS	58A7	
VREG_CPUPLL_PCIE_CONVST_N	58A7	
VREG_CPUPLL_R	52A7	
VREG_CPU_ALERT_N	44C2	
VREG_CPU_BST1	45B5	
VREG_CPU_BST1_R	45A5	
VREG_CPU_BST2	45D5	
VREG_CPU_BST2_R	45D5	
VREG_CPU_COMP	44C4	
VREG_CPU_COMP_R	44A6	
VREG_CPU_CSCOMP	44C8	64B2
VREG_CPU_CSCOMP_R	44B6	
VREG_CPU_CSREF	44C8	64B2
VREG_CPU_CSSUM	44C8	64B2
VREG_CPU_DRVH1	45A5	
VREG_CPU_DRVH2	45C5	
VREG_CPU_DRVL1	45A5	
VREG_CPU_DRVL2	45C5	
VREG_CPU_DRV_EN	44C1	45C8
VREG_CPU_EN	25A8	44D8
VREG_CPU_FAULT_N	44C2	
VREG_CPU_FB	44A6	44C4
VREG_CPU_FBRTN	44B3	44C4
VREG_CPU_ILIMITFS	44B4	
VREG_CPU_IMON	44C2	
VREG_CPU_IREF	44C4	
VREG_CPU_OD1_N	44C2	
VREG_CPU_PHASE1	45A1	44C8
VREG_CPU_PHASE1_R	44C4	
VREG_CPU_PHASE2	45C1	44C8
VREG_CPU_PHASE2_R	44C4	
VREG_CPU_PWM1	44C1	45A8
VREG_CPU_PWM2	44C1	45C8
VREG_CPU_RAMPADJ	44D4	
VREG_CPU_RAMPADJ_R	44D5	
VREG_CPU_RT	44C2	
VREG_CPU_SW1_R	45A2	

VREG_CPU_SW2_R	45C3	
VREG_CPU_SW3	44C4	
VREG_CPU_SW4	44C4	
VREG_CPU_TRDET	44C4	
VREG_CPU_TRDET_R	44A6	
VREG_CPU_VCC	44C1	44D1
VREG_CPU_VCC3_3P3	44D3	
VREG_CPU_VID<6..1>	43C2	44D1 64C2
VREG_EFUSE_EN	2B1	52A4
VREG_EFUSE_VOUT	52A2	
VREG_GPUPCIE_B1	58C4	
VREG_GPUPCIE_FB	52C1	58A8 58D5
VREG_GPUPCIE_FB_MID	58D5	52C1
VREG_PCIEX_ADJUST	52C3	
VREG_PCIEX_R	52C2	
VREG_V3P3_BST	48C5	
VREG_V3P3_CF1	56A6	
VREG_V3P3_COMP	48A8	
VREG_V3P3_COMP_C	48A7	
VREG_V3P3_DH	48C5	
VREG_V3P3_DL	48B5	
VREG_V3P3_EN	25C2	48C8
VREG_V3P3_FB	48B1	56D1
VREG_V3P3_FB_A3	56D4	
VREG_V3P3_FB_MID	48A1	56C1
VREG_V3P3_FB_MID_R	56C4	
VREG_V3P3_FB_R	56A4	
VREG_V3P3_ILIM	48B5	
VREG_V3P3_IOUT	56A5	
VREG_V3P3_ISENSE_N	48C1	56A7
VREG_V3P3_ISENSE_P	48C1	56A7
VREG_V3P3_PGND	48B5	
VREG_V3P3_PWRGD	48D1	25C1
VREG_V3P3_RAMP	48D5	
VREG_V3P3_RSENSE	48C3	
VREG_V3P3_SS	48A7	
VREG_V3P3_SW	48C5	
VREG_V3P3_SW_S	48C3	
VREG_V3P3_TRK	48C7	
VREG_V3P3_V5P0_FREQ	47B7	
VREG_V3P3_V5P0_SYNC	47C7	
VREG_V3P3_V5P0_VCCO	47D1	48D8
VREG_V3P3_V5P0_VDL	47D7	
VREG_V5P0_BST	47C5	
VREG_V5P0_CF2	56A6	
VREG_V5P0_COMP	47A8	
VREG_V5P0_COMP_C	47A8	
VREG_V5P0_DH	47C5	
VREG_V5P0_DL	47B5	
VREG_V5P0_EN	25D2	47B8
VREG_V5P0_EN_R	47B7	
VREG_V5P0_FB	47A1	56D8
VREG_V5P0_FB_A1	56D6	
VREG_V5P0_FB_MID	47A1	56C8
VREG_V5P0_FB_MID_R	56C6	
VREG_V5P0_FB_R	56A4	
VREG_V5P0_ILIM	47B5	

VREG_V5P0_IOUT	56B5	
VREG_V5P0_ISENSE_N	47C1	56B7
VREG_V5P0_ISENSE_P	47C1	56B7
VREG_V5P0_PGND	47B5	
VREG_V5P0_PWRGD	47D1	25C2
VREG_V5P0_RAMP	47C5	
VREG_V5P0_RSENSE	47C3	
VREG_V5P0_SEL	25C2	46C7
VREG_V5P0_SEL_B1	46C6	
VREG_V5P0_SEL_B2	46C5	
VREG_V5P0_SEL_C	46C6	
VREG_V5P0_SEL_NGATE	46C5	
VREG_V5P0_SEL_PGATE	46C5	
VREG_V5P0_SS	47A7	
VREG_V5P0_SW	47B5	
VREG_V5P0_SW_S	47C4	
VREG_V5P0_TRK	47C7	
VREG_V12P0_ISENSE_N	38B1	58C8
VREG_V12P0_ISENSE_N_R	58C6	
VREG_V12P0_ISENSE_P	38B1	58D8
VREG_V12P0_ISENSE_P_R	58D6	
VREG_VCS_CF1	57C7	
VREG_VCS_CF2	57C7	
VREG_VCS_COMP	51B6	
VREG_VCS_COMP_R	51A6	
VREG_VCS_FB	51A1	57A2 57C8
VREG_VCS_FB_MID	51A1	57A2
VREG_VCS_FB_MID_R	57A4	
VREG_VCS_HDRV	51C5	
VREG_VCS_HDRV_R	51C4	
VREG_VCS_IN	57B7	
VREG_VCS_IOUT	57C6	
VREG_VCS_IOUT2	57C6	
VREG_VCS_ISENSE_N	51C1	57C8
VREG_VCS_ISENSE_P	51C1	57C8
VREG_VCS_LDRV	51B5	
VREG_VCS_LDRV_R	51B4	
VREG_VCS_NC	51C6	
VREG_VCS_NC1	51C6	
VREG_VCS_NC2	51C6	
VREG_VCS_OCP	51C6	
VREG_VCS_SS_SD_N	51B6	
VREG_VCS_VOUT	51B3	
VREG_VCS_VOUT_L	51B3	
VREG_VCS_VP	51C6	
VREG_VEDRAM_BST	49C5	
VREG_VEDRAM_CF1	55A6	
VREG_VEDRAM_COMP	49A7	
VREG_VEDRAM_COMP_C	49A7	
VREG_VEDRAM_DH	49C5	
VREG_VEDRAM_DL	49B5	
VREG_VEDRAM_EN	25C2	49B8
VREG_VEDRAM_FB	49B1	55A7 55D1
VREG_VEDRAM_FB_MID	49A1	55C1
VREG_VEDRAM_FB_MID_R	55C3	
VREG_VEDRAM_FREQ	49B7	
VREG_VEDRAM_ILIM	49B5	

VREG_VEDRAM_IOUT	55A5
VREG_VEDRAM_ISENSE_N	49C1 55A7
VREG_VEDRAM_ISENSE_P	49C1 55A7
VREG_VEDRAM_PGND	49B5
VREG_VEDRAM_PWRGD	49D1 25C2
VREG_VEDRAM_RAMP	49C5
VREG_VEDRAM_RSENSE	49C3
VREG_VEDRAM_SS	49A7
VREG_VEDRAM_SW	49B5
VREG_VEDRAM_SW_S	49C4
VREG_VEDRAM_TRK	49C7
VREG_VMEM_BST	50C5
VREG_VMEM_CF2	55A6
VREG_VMEM_COMP	50A8
VREG_VMEM_COMP_C	50A7
VREG_VMEM_DH	50C5
VREG_VMEM_DL	50B5
VREG_VMEM_EN	25D2 50C8
VREG_VMEM_FB	50A1 55A7 55D6
VREG_VMEM_FB_MID	50A1 55C6
VREG_VMEM_FB_MID_R	55C4
VREG_VMEM_ILIM	50B5
VREG_VMEM_IOUT	55A5
VREG_VMEM_ISENSE_N	50C1 55A7
VREG_VMEM_ISENSE_P	50C1 55A7
VREG_VMEM_PGND	50B5
VREG_VMEM_PWRGD	50D1 25D2
VREG_VMEM_RAMP	50C5
VREG_VMEM_RSENSE	50C3
VREG_VMEM_SS	50A7
VREG_VMEM_SW	50B5
VREG_VMEM_SW_S	50C4
VREG_VMEM_TRK	50C7
VREG_VMEM_VEDRAM_SYNC	49C7
VREG_VMEM_VEDRAM_VCCO	49D1 50D8
VREG_VMEM_VEDRAM_VDL	49D7
VREG_V_CPUCORE_S	44A8
VSS_PLLA	31B4
VSS_PLLB	31B4
V_1P2STBY_R	53C4
V_3P3STBY_LED_R	63A1
V_3P3STBY_R	53A4
V_3P3_LED_R	63A1
V_3P3_VREF_CPUPLL_PCIE	58B7
V_3P3_VREF_V5P0_V3P3	56B3
V_3P3_VREF_VCS	57D5
V_3P3_VREF_VMEM_VEDRAM	55B3
V_5P0STBY_LED_R	63A2
V_5P0_LED_R	63A2
V_12P0_DET	22C6
V_12P0_IN	38A2
V_12P0_LED_R	63A2
V_AUD	33D6
V_AUD_BIAS	33C4
V_AUD_FILT_N	33A4
V_AUD_FILT_P	33C4
V_AUD_FLYN_N	33B4

V_AUD_FLYN_P	33B4
V_AUD_FLYP_N	33C4
V_AUD_FLYP_P	33C4
V_AVIP	37D3 39A8 40A8
V_CPU_CORE_HF_GNDA_PLL	6A4
V_CPU_CORE_HF_VDDA_PLL	6B4
V_CPU_GNDA_RNG	6B4
V_CPU_PVDDA_ED	6B4
V_CPU_PVDDA_HS	6C4
V_CPU_PVDDA_MEM	6D4
V_CPU_PVDDA_PEX	6C4
V_CPU_PVSSA_ED	6B4
V_CPU_PVSSA_HS	6C4
V_CPU_PVSSA_MEM	6C4
V_CPU_PVSSA_PEX	6C4
V_CPU_VDDA_RNG	6B4
V_CPU_VDD_VTTA	6A4
V_ENET_CT	38C4
V_EXPSPORT_DUAL1	39D2
V_EXPSPORT_DUAL2	39C2
V_EXPSPORT_DUAL3	39B2
V_FAN1	36C5
V_GAMEPORT1	39D6
V_GAMEPORT2	39C6
V_GPU_GNDA_PLL	6A4
V_GPU_VDDA_PLL	6A4
V_HDD	41D2
V_IR	35C6
V_RST_OK	22D3
V_VREG_1P2	52C7
V_VREG_1P2_ADJUST	52C7
V_VREG_1P2_IN	52C8
V_VREG_1P8PLL	52B7
V_VREG_CPU	43B2 44D8 45D8
V_VREG_GPUPCIE	52D3
V_VREG_STBY_VIN	53C7
V_VREG_V3P3_V5P0	47D1 26B3 31C1 48D8
V_VREG_VCS	51C5
V_VREG_VMEM_VEDRAM	49D1 50D8
WAVEPORT_DN	26C2 39B8
WAVEPORT_DP	26C2 39B8
WSS_CNTRL0	24B2 37C8 62D8
WSS_CNTRL1	24B2 37C8 62D5
WSS_CNTRL_B	37C7
WSS_CNTRL_E	37C7
WSS_CNTRL_OUT	37C6
WSS_CNTRL_OUT_R	37C7
XTAL_IN	22C6
XTAL_OUT	22C6

Title: Cref Part Report
 Design: corona
 Date: Feb 17 21:27:51 2011

C1A1	CAPN_603	[39]
C1A2	CAPN_603	[39]
C1A3	CAP_P_RDL	[39]
C1A4	CAPN_603	[41]
C1A6	CAPN_402	[39]
C1A7	CAPN_402	[39]
C1A8	CAPN_402	[39]
C1A9	CAPN_402	[39]
C1A10	CAPN_402	[54]
C1B1	CAPN_402	[41]
C1B2	CAPN_402	[41]
C1B3	CAPN_402	[41]
C1B4	CAPN_402	[41]
C1B5	CAPN_402	[41]
C1B7	CAPN_402	[41]
C1B8	CAPN_402	[41]
C1B10	CAPN_402	[41]
C1B11	CAPN_402	[41]
C1B12	CAPN_1206	[46]
C1D1	CAPN_603	[34]
C1E1	CAPN_603	[47]
C1E2	CAPN_603	[47]
C1E3	CAPN_402	[48]
C1E4	CAPN_402	[48]
C1E5	CAPN_402	[48]
C1E6	CAPN_402	[32]
C1E7	CAPN_603	[32]
C1E8	CAPN_603	[32]
C1E9	CAPN_402	[32]
C1E10	CAPN_402	[32]
C1E11	CAPN_402	[32]
C1E12	CAPN_402	[32]
C1E13	CAPN_402	[32]
C1E14	CAPN_402	[32]
C1E15	CAPN_402	[32]
C1E16	CAPN_603	[32]
C1E17	CAPN_402	[34]
C1F1	CAPN_603	[48]
C1F2	CAPN_402	[56]
C1F3	CAPN_603	[48]
C1F6	CAPN_603	[48]
C1F9	CAPN_603	[48]
C1F10	CAPN_402	[56]
C1F11	CAPN_402	[56]
C1G2	CAPN_603	[48]
C1M1	CAPN_603	[39]
C1N3	CAPN_402	[46]
C1N4	CAPN_402	[46]
C1P1	CAPN_402	[54]
C1R1	CAPN_402	[63]
C1R2	CAPN_603	[63]
C1R3	CAPN_402	[63]

C1T1	CAPN_402	[54]
C1U1	CAPN_1206	[48]
C1U2	CAPN_402	[56]
C1U3	CAPN_402	[54]
C2A5	CAPN_603	[38]
C2A6	CAPN_402	[38]
C2A7	CAPN_402	[38]
C2A8	CAPN_603	[37]
C2A9	CAP_P_RDL	[39]
C2A11	CAPN_402	[38]
C2A12	CAPN_805	[38]
C2A14	CAPN_402	[38]
C2A15	CAPN_402	[54]
C2B1	CAP_P_RDL	[39]
C2B2	CAP_P_RDL	[46]
C2B3	CAP_P_RDL	[38]
C2B4	CAPN_603	[62]
C2C1	CAPN_402	[62]
C2C2	CAPN_402	[37]
C2C3	CAPN_402	[62]
C2C4	CAPN_402	[62]
C2C5	CAPN_402	[62]
C2C6	CAPN_603	[62]
C2E1	CAPN_402	[32]
C2E2	CAPN_603	[47]
C2E3	CAPN_402	[47]
C2E4	CAPN_402	[47]
C2E5	CAPN_402	[47]
C2E6	CAPN_402	[47]
C2E7	CAPN_402	[47]
C2E8	CAP_P_TH	[47]
C2E9	CAPN_402	[32]
C2F1	CAPN_603	[47]
C2F2	CAPN_402	[56]
C2F3	CAPN_1206	[47]
C2F4	CAPN_402	[56]
C2F5	CAPN_805	[63]
C2F6	CAPN_402	[56]
C2F7	CAPN_402	[63]
C2F10	CAPN_1206	[47]
C2G1	CAPN_805	[47]
C2G2	CAPN_805	[47]
C2G3	CAPN_805	[47]
C2G4	CAPN_402	[54]
C2G5	CAP_P_TH	[47]
C2M1	CAPN_402	[37]
C2M2	CAPN_402	[37]
C2M3	CAPN_402	[38]
C2M4	CAPN_402	[38]
C2M5	CAPN_603	[38]
C2M6	CAPN_603	[38]
C2M7	CAPN_603	[39]
C2P1	CAPN_603	[29]
C2P2	CAPN_603	[29]
C2P3	CAPN_402	[28]
C2R1	CAPN_402	[28]
C2R2	CAPN_402	[28]

C2R3	CAPN_603	[30]
C2R4	CAPN_402	[28]
C2R5	CAPN_402	[28]
C2R6	CAPN_603	[30]
C2R7	CAPN_402	[28]
C2R8	CAPN_402	[28]
C2R9	CAPN_603	[31]
C2R10	CAPN_402	[28]
C2R11	CAPN_402	[26]
C2R12	CAPN_402	[26]
C2R13	CAPN_402	[26]
C2T1	CAPN_402	[26]
C2T2	CAPN_402	[26]
C2T3	CAPN_402	[26]
C2T18	CAPN_402	[34]
C2U1	CAPN_402	[54]
C2V1	CAPN_805	[47]
C2V2	CAPN_402	[54]
C2V4	CAPN_805	[47]
C3A1	CAPN_402	[37]
C3A2	CAPN_402	[37]
C3A3	CAPN_402	[33]
C3A4	CAPN_402	[33]
C3A5	CAPN_402	[33]
C3A6	CAPN_603	[33]
C3A7	CAPN_402	[33]
C3A8	CAPN_402	[33]
C3A9	CAPN_603	[33]
C3A10	CAPN_402	[33]
C3A11	CAPN_402	[40]
C3A12	CAPN_402	[37]
C3A13	CAPN_402	[37]
C3A14	CAP_P_RDL	[38]
C3B1	CAPN_402	[54]
C3B2	CAPN_402	[52]
C3B3	CAPN_402	[54]
C3B7	CAPN_603	[52]
C3B8	CAPN_805	[52]
C3B11	CAPN_603	[33]
C3B12	CAPN_402	[33]
C3C1	CAPN_402	[23]
C3C2	CAPN_402	[23]
C3C3	CAPN_402	[23]
C3C4	CAPN_402	[23]
C3C5	CAPN_402	[5]
C3C7	CAPN_402	[54]
C3C8	CAPN_603	[29]
C3D1	CAPN_402	[22]
C3D3	CAPN_402	[24]
C3D4	CAPN_402	[24]
C3D5	CAPN_402	[24]
C3D6	CAPN_402	[24]
C3D7	CAPN_402	[22]
C3D8	CAPN_402	[22]
C3D9	CAPN_402	[61]
C3D10	CAPN_402	[61]
C3D11	CAPN_402	[61]

C3E2	CAPN_402	[54]
C3E4	CAPN_402	[58]
C3E5	CAPN_402	[58]
C3F1	CAPN_1206	[49]
C3F2	CAPN_402	[49]
C3F3	CAPN_402	[49]
C3F4	CAPN_402	[49]
C3F5	CAPN_603	[49]
C3F6	CAPN_402	[55]
C3F7	CAPN_1206	[49]
C3F8	CAP_P_TH	[49]
C3G1	CAPN_603	[49]
C3G2	CAPN_402	[55]
C3G3	CAPN_603	[49]
C3G4	CAPN_402	[55]
C3G5	CAPN_402	[55]
C3G6	CAPN_402	[50]
C3G7	CAPN_402	[50]
C3G8	CAPN_402	[50]
C3G9	CAPN_603	[50]
C3G10	CAPN_402	[55]
C3G11	CAPN_402	[55]
C3G13	CAPN_1206	[35]
C3G14	CAPN_1206	[35]
C3M1	CAPN_402	[37]
C3M2	CAPN_805	[33]
C3M3	CAPN_805	[33]
C3M4	CAPN_603	[33]
C3M5	CAPN_402	[54]
C3M6	CAPN_603	[33]
C3N1	CAPN_402	[54]
C3N2	CAPN_402	[60]
C3N3	CAPN_603	[60]
C3N40	CAPN_402	[54]
C3N41	CAPN_603	[33]
C3N42	CAPN_603	[29]
C3N43	CAPN_603	[29]
C3N44	CAPN_603	[29]
C3P1	CAPN_603	[29]
C3P2	CAPN_402	[23]
C3P3	CAPN_402	[54]
C3P4	CAPN_603	[31]
C3P5	CAPN_603	[31]
C3P6	CAPN_603	[31]
C3P7	CAPN_402	[28]
C3P8	CAPN_603	[31]
C3P9	CAPN_603	[25]
C3P10	CAPN_402	[28]
C3P11	CAPN_402	[28]
C3P12	CAPN_402	[28]
C3P13	CAPN_402	[28]
C3P14	CAPN_402	[28]
C3P15	CAPN_402	[28]
C3P16	CAPN_402	[28]
C3P17	CAPN_402	[28]
C3P18	CAPN_402	[28]
C3P19	CAPN_402	[28]

C3P20	CAPN_402	[28]
C3P21	CAPN_402	[28]
C3P22	CAPN_402	[28]
C3P23	CAPN_402	[28]
C3P24	CAPN_402	[28]
C3P25	CAPN_402	[28]
C3P26	CAPN_402	[28]
C3P27	CAPN_402	[28]
C3P28	CAPN_402	[28]
C3P29	CAPN_402	[28]
C3P30	CAPN_402	[28]
C3P31	CAPN_402	[28]
C3P32	CAPN_402	[27]
C3P33	CAPN_402	[27]
C3P34	CAPN_402	[27]
C3P35	CAPN_402	[27]
C3P36	CAPN_603	[29]
C3R1	CAPN_402	[23]
C3R2	CAPN_402	[28]
C3R3	CAPN_402	[28]
C3R4	CAPN_603	[31]
C3R5	CAPN_402	[28]
C3R6	CAPN_402	[28]
C3R7	CAPN_402	[28]
C3R8	CAPN_402	[28]
C3R9	CAPN_402	[28]
C3R10	CAPN_402	[28]
C3R11	CAPN_402	[28]
C3R12	CAPN_402	[28]
C3R13	CAPN_402	[28]
C3R14	CAPN_402	[28]
C3R15	CAPN_402	[28]
C3R16	CAPN_402	[28]
C3R17	CAPN_402	[28]
C3R18	CAPN_402	[28]
C3R19	CAPN_402	[28]
C3R20	CAPN_402	[28]
C3R21	CAPN_402	[28]
C3R22	CAPN_402	[28]
C3R23	CAPN_402	[28]
C3R24	CAPN_402	[28]
C3R25	CAPN_402	[28]
C3R26	CAPN_402	[28]
C3R27	CAPN_402	[28]
C3R28	CAPN_402	[28]
C3R29	CAPN_402	[28]
C3R30	CAPN_402	[28]
C3R31	CAPN_402	[28]
C3R32	CAPN_402	[28]
C3R33	CAPN_603	[31]
C3R34	CAPN_402	[28]
C3R35	CAPN_402	[30]
C3R36	CAPN_402	[28]
C3R37	CAPN_402	[28]
C3R38	CAPN_402	[28]
C3R39	CAPN_402	[28]
C3R40	CAPN_402	[28]

C3R41	CAPN_402	[28]
C3R42	CAPN_402	[28]
C3R43	CAPN_402	[28]
C3R44	CAPN_402	[28]
C3R45	CAPN_402	[28]
C3R46	CAPN_402	[28]
C3R47	CAPN_603	[30]
C3R48	CAPN_603	[31]
C3R49	CAPN_402	[31]
C3R50	CAPN_402	[28]
C3R51	CAPN_603	[30]
C3R52	CAPN_603	[30]
C3R53	CAPN_603	[29]
C3R54	CAPN_603	[29]
C3R55	CAPN_402	[22]
C3R56	CAPN_402	[61]
C3T1	CAPN_603	[29]
C3T2	CAPN_603	[29]
C3T6	CAPN_402	[54]
C3T7	CAPN_402	[58]
C3T8	CAPN_402	[58]
C3T21	CAPN_402	[54]
C3T23	CAPN_402	[54]
C3U4	CAPN_402	[54]
C3V1	CAPN_603	[49]
C3V2	CAPN_402	[55]
C3V3	CAPN_402	[54]
C3V4	CAPN_402	[35]
C3V5	CAPN_402	[35]
C3V6	CAPN_402	[35]
C4A1	CAPN_402	[39]
C4A3	CAPN_402	[37]
C4A4	CAPN_402	[37]
C4A5	CAPN_402	[37]
C4A6	CAPN_402	[37]
C4A7	CAPN_402	[37]
C4A8	CAPN_402	[37]
C4A9	CAPN_402	[37]
C4A10	CAPN_402	[37]
C4A11	CAPN_402	[41]
C4A12	CAPN_402	[62]
C4A14	CAPN_603	[41]
C4B3	CAPN_805	[52]
C4B4	CAPN_603	[51]
C4B5	CAPN_603	[51]
C4B6	CAPN_402	[51]
C4B7	CAPN_402	[51]
C4B8	CAPN_402	[54]
C4B9	CAPN_402	[54]
C4B10	CAPN_402	[54]
C4B11	CAPN_805	[51]
C4B12	CAPN_805	[51]
C4B14	CAPN_1206	[51]
C4B15	CAPN_603	[52]
C4C1	CAPN_402	[54]
C4C2	CAPN_603	[29]
C4C3	CAPN_402	[63]

C4C4	CAPN_402	[63]
C4C5	CAPN_402	[51]
C4C6	CAPN_603	[29]
C4C7	CAPN_402	[54]
C4D1	CAPN_402	[61]
C4D2	CAPN_402	[61]
C4D3	CAPN_402	[61]
C4E1	CAPN_402	[4]
C4E2	CAPN_402	[4]
C4E3	CAP_P_RDL	[49]
C4E4	CAPN_402	[54]
C4E6	CAP_P_RDL	[49]
C4E9	CAPN_603	[52]
C4E10	CAPN_603	[52]
C4E11	CAPN_603	[52]
C4E12	CAPN_603	[52]
C4E13	CAPN_402	[52]
C4F7	CAP_P_RDL	[49]
C4F8	CAPN_402	[52]
C4G1	CAPN_402	[54]
C4M1	CAPN_402	[54]
C4M2	CAPN_402	[37]
C4M3	CAPN_402	[37]
C4N1	CAPN_402	[57]
C4N2	CAPN_402	[54]
C4N3	CAPN_402	[60]
C4N5	CAPN_402	[36]
C4N7	CAPN_603	[51]
C4N8	CAPN_402	[54]
C4N9	CAPN_603	[51]
C4N10	CAPN_805	[51]
C4P4	CAPN_603	[52]
C4P5	CAPN_402	[5]
C4P6	CAPN_402	[52]
C4P7	CAPN_603	[52]
C4R1	CAPN_402	[61]
C4R2	CAPN_402	[61]
C4R3	CAPN_402	[61]
C4R4	CAPN_402	[61]
C4R5	CAPN_402	[61]
C4T3	CAPN_603	[9]
C4T4	CAPN_603	[9]
C4T7	CAPN_1206	[49]
C4U4	CAP_P_SM	[50]
C5A1	CAPN_402	[53]
C5A2	CAPN_805	[53]
C5A3	CAPN_603	[53]
C5A4	CAPN_805	[53]
C5A5	CAPN_805	[53]
C5A6	CAPN_805	[41]
C5A7	CAPN_402	[41]
C5A8	CAPN_603	[41]
C5A9	CAPN_402	[53]
C5A11	CAPN_603	[41]
C5A14	CAPN_402	[41]
C5A15	CAPN_603	[36]
C5B1	CAPN_402	[53]

C5B2	CAPN_805	[53]
C5B3	CAPN_603	[53]
C5B4	CAPN_402	[57]
C5B7	CAPN_603	[53]
C5B8	CAPN_402	[57]
C5B10	CAPN_603	[45]
C5B15	CAPN_402	[57]
C5B19	CAPN_603	[51]
C5B20	CAPN_603	[51]
C5B21	CAP_P_TH	[51]
C5C1	CAPN_805	[45]
C5C2	CAP_P_RDL	[51]
C5C3	CAP_P_RDL	[43]
C5C6	CAPN_603	[51]
C5D1	CAPN_603	[9]
C5D2	CAPN_603	[9]
C5D3	CAPN_603	[9]
C5D4	CAPN_603	[9]
C5D5	CAPN_603	[9]
C5D6	CAPN_603	[9]
C5D7	CAPN_603	[9]
C5D8	CAPN_603	[9]
C5D9	CAPN_603	[9]
C5D10	CAPN_603	[9]
C5D11	CAPN_603	[9]
C5D12	CAPN_603	[9]
C5D13	CAPN_603	[9]
C5D14	CAPN_603	[9]
C5E1	CAPN_402	[4]
C5E2	CAPN_402	[4]
C5E3	CAPN_402	[4]
C5E4	CAPN_402	[4]
C5E5	CAPN_603	[9]
C5E6	CAPN_603	[9]
C5E7	CAPN_603	[9]
C5E8	CAPN_603	[9]
C5E9	CAPN_603	[9]
C5E10	CAPN_1206	[49]
C5E11	CAPN_1206	[49]
C5F1	CAPN_402	[19]
C5F2	CAPN_402	[20]
C5F3	CAPN_402	[20]
C5F4	CAPN_402	[20]
C5F5	CAPN_402	[20]
C5F6	CAPN_402	[20]
C5F7	CAPN_402	[20]
C5F8	CAPN_402	[20]
C5F9	CAPN_402	[20]
C5F10	CAPN_603	[18]
C5G1	CAP_P_RDL	[38]
C5G2	CAPN_402	[38]
C5G3	CAPN_402	[38]
C5G4	CAPN_402	[38]
C5G5	CAPN_402	[38]
C5G8	CAPN_402	[54]
C5M5	CAPN_603	[53]
C5M6	CAPN_402	[59]

C5M7	CAPN_603	[59]
C5M8	CAPN_805	[53]
C5M9	CAPN_805	[53]
C5M10	CAPN_603	[59]
C5N1	CAPN_402	[57]
C5N2	CAPN_402	[57]
C5N3	CAPN_402	[54]
C5N4	CAPN_402	[59]
C5N5	CAPN_805	[45]
C5N6	CAPN_603	[45]
C5N7	CAPN_402	[57]
C5N8	CAPN_402	[57]
C5N9	CAPN_402	[59]
C5N10	CAPN_805	[51]
C5N11	CAPN_805	[51]
C5R1	CAPN_603	[9]
C5R2	CAPN_603	[9]
C5R3	CAPN_603	[9]
C5R4	CAPN_603	[9]
C5R5	CAPN_603	[9]
C5R6	CAPN_603	[9]
C5R7	CAPN_603	[9]
C5R8	CAPN_603	[9]
C5R9	CAPN_603	[9]
C5R10	CAPN_603	[9]
C5R11	CAPN_603	[2]
C5R12	CAPN_603	[9]
C5R13	CAPN_603	[9]
C5R14	CAPN_805	[6]
C5R15	CAPN_603	[9]
C5R16	CAPN_603	[9]
C5R17	CAPN_805	[6]
C5R18	CAPN_603	[9]
C5R19	CAPN_402	[11]
C5R20	CAPN_402	[11]
C5R21	CAPN_402	[11]
C5R22	CAPN_402	[11]
C5R23	CAPN_402	[11]
C5R24	CAPN_402	[11]
C5R25	CAPN_402	[11]
C5R26	CAPN_402	[10]
C5R27	CAPN_402	[10]
C5R28	CAPN_402	[10]
C5R29	CAPN_402	[11]
C5R30	CAPN_402	[11]
C5R31	CAPN_805	[6]
C5R32	CAPN_402	[10]
C5R33	CAPN_402	[10]
C5R34	CAPN_402	[11]
C5R35	CAPN_402	[9]
C5R36	CAPN_402	[10]
C5R37	CAPN_402	[10]
C5R38	CAPN_402	[10]
C5R39	CAPN_402	[10]
C5R40	CAPN_402	[10]
C5R41	CAPN_402	[11]
C5R42	CAPN_805	[6]

C5R43	CAPN_402	[9]
C5R44	CAPN_402	[11]
C5R45	CAPN_402	[10]
C5R46	CAPN_402	[10]
C5R47	CAPN_402	[11]
C5R48	CAPN_402	[11]
C5R49	CAPN_402	[10]
C5R50	CAPN_402	[9]
C5R51	CAPN_402	[10]
C5R52	CAPN_402	[11]
C5R53	CAPN_402	[11]
C5R54	CAPN_805	[6]
C5R55	CAPN_402	[10]
C5R56	CAPN_402	[11]
C5R57	CAPN_402	[10]
C5R58	CAPN_402	[9]
C5R59	CAPN_402	[10]
C5R60	CAPN_402	[10]
C5R61	CAPN_402	[10]
C5R62	CAPN_402	[10]
C5R63	CAPN_402	[10]
C5R64	CAPN_402	[10]
C5R65	CAPN_603	[51]
C5R66	CAPN_603	[2]
C5T1	CAPN_402	[9]
C5T2	CAPN_402	[11]
C5T3	CAPN_402	[11]
C5T4	CAPN_603	[6]
C5T5	CAPN_402	[11]
C5T6	CAPN_402	[6]
C5T7	CAPN_402	[9]
C5T8	CAPN_402	[10]
C5T9	CAPN_805	[6]
C5T10	CAPN_402	[10]
C5T11	CAPN_402	[10]
C5T12	CAPN_402	[10]
C5T13	CAPN_603	[6]
C5T14	CAPN_402	[11]
C5T15	CAPN_402	[11]
C5T16	CAPN_402	[11]
C5T17	CAPN_402	[10]
C5T18	CAPN_402	[11]
C5T19	CAPN_402	[11]
C5T20	CAPN_402	[9]
C5T21	CAPN_402	[9]
C5T22	CAPN_402	[9]
C5T23	CAPN_402	[9]
C5T24	CAPN_402	[9]
C5T25	CAPN_402	[9]
C5T26	CAPN_402	[9]
C5T27	CAPN_402	[9]
C5T28	CAPN_402	[11]
C5T29	CAPN_402	[11]
C5T30	CAPN_402	[11]
C5T31	CAPN_402	[9]
C5T32	CAPN_402	[9]
C5T33	CAPN_603	[9]

C5T34	CAPN_603	[9]
C5T35	CAPN_603	[9]
C5T36	CAPN_402	[4]
C5T37	CAPN_402	[13]
C5T38	CAPN_402	[13]
C5T39	CAPN_402	[13]
C5T41	CAPN_402	[13]
C5T42	CAPN_402	[13]
C5T43	CAPN_603	[9]
C5T44	CAPN_402	[13]
C5T45	CAPN_402	[13]
C5T46	CAPN_402	[13]
C5T47	CAPN_402	[13]
C5T48	CAPN_402	[13]
C5T49	CAPN_402	[13]
C5T50	CAPN_402	[13]
C5T52	CAPN_1206	[49]
C5U1	CAPN_402	[18]
C5U2	CAPN_603	[13]
C5U3	CAPN_402	[21]
C5U4	CAPN_402	[21]
C5U5	CAPN_402	[21]
C5U6	CAPN_402	[21]
C5U7	CAPN_402	[21]
C5U8	CAPN_402	[21]
C5U9	CAPN_402	[18]
C5U10	CAPN_402	[21]
C5U11	CAPN_402	[21]
C5U12	CAPN_402	[21]
C6A1	CAPN_402	[38]
C6A2	CAPN_402	[38]
C6A3	CAPN_402	[38]
C6A4	CAP_P_RDL	[38]
C6A5	CAP_P_RDL	[38]
C6A6	CAPN_603	[58]
C6A7	CAP_P_RDL	[36]
C6A8	CAPN_603	[36]
C6B1	CAP_P_TH	[43]
C6B2	CAPN_1206	[45]
C6B3	CAPN_1206	[43]
C6B4	CAPN_603	[45]
C6B5	CAPN_1206	[43]
C6C1	CAP_P_RDL	[43]
C6C2	CAP_P_RDL	[43]
C6C3	CAP_P_RDL	[43]
C6D1	CAPN_603	[9]
C6D2	CAPN_603	[9]
C6D3	CAPN_603	[9]
C6D4	CAPN_603	[9]
C6D5	CAPN_603	[9]
C6D6	CAPN_603	[9]
C6F1	CAPN_402	[18]
C6F2	CAPN_402	[18]
C6F3	CAPN_402	[21]
C6F4	CAPN_402	[18]
C6F5	CAPN_402	[18]
C6F6	CAPN_402	[21]

C6F7	CAPN_402	[18]
C6F8	CAPN_402	[18]
C6F9	CAPN_402	[18]
C6F10	CAPN_402	[18]
C6F11	CAPN_603	[20]
C6G1	CAP_P_RDL	[39]
C6G2	CAPN_402	[39]
C6G3	CAPN_603	[39]
C6G4	CAPN_603	[35]
C6G5	CAPN_402	[35]
C6N1	CAPN_805	[45]
C6N2	CAPN_603	[45]
C6N3	CAPN_1206	[45]
C6N4	CAPN_603	[59]
C6N5	CAPN_402	[58]
C6N6	CAPN_402	[59]
C6R1	CAPN_603	[9]
C6R2	CAPN_603	[9]
C6R3	CAPN_603	[9]
C6R4	CAPN_603	[9]
C6R5	CAPN_603	[9]
C6R6	CAPN_603	[9]
C6R7	CAPN_603	[9]
C6R8	CAPN_402	[11]
C6R9	CAPN_402	[11]
C6R10	CAPN_402	[11]
C6R11	CAPN_402	[12]
C6R12	CAPN_402	[11]
C6R13	CAPN_402	[11]
C6R14	CAPN_402	[11]
C6R15	CAPN_402	[10]
C6R16	CAPN_402	[12]
C6R17	CAPN_402	[10]
C6R18	CAPN_402	[10]
C6R19	CAPN_402	[11]
C6R20	CAPN_402	[10]
C6R21	CAPN_402	[10]
C6R22	CAPN_402	[11]
C6R23	CAPN_402	[12]
C6R24	CAPN_402	[11]
C6R25	CAPN_402	[10]
C6R26	CAPN_402	[11]
C6R27	CAPN_402	[12]
C6R28	CAPN_402	[10]
C6R29	CAPN_402	[11]
C6R30	CAPN_402	[11]
C6R31	CAPN_402	[10]
C6R32	CAPN_402	[11]
C6R33	CAPN_402	[10]
C6R34	CAPN_402	[11]
C6R35	CAPN_402	[11]
C6R36	CAPN_402	[10]
C6R37	CAPN_402	[10]
C6R38	CAPN_402	[10]
C6R39	CAPN_402	[11]
C6R40	CAPN_402	[11]
C6R41	CAPN_402	[11]

C6R42	CAPN_402	[10]
C6R43	CAPN_402	[10]
C6R44	CAPN_402	[10]
C6R45	CAPN_402	[10]
C6R46	CAPN_402	[12]
C6T2	CAPN_402	[11]
C6T3	CAPN_402	[11]
C6T4	CAPN_402	[11]
C6T5	CAPN_402	[11]
C6T6	CAPN_402	[10]
C6T7	CAPN_402	[10]
C6T8	CAPN_402	[10]
C6T9	CAPN_402	[11]
C6T10	CAPN_402	[12]
C6T11	CAPN_402	[10]
C6T12	CAPN_402	[10]
C6T13	CAPN_402	[11]
C6T14	CAPN_402	[10]
C6T15	CAPN_402	[11]
C6T16	CAPN_402	[11]
C6T17	CAPN_402	[11]
C6T18	CAPN_402	[11]
C6T19	CAPN_402	[11]
C6T20	CAPN_402	[10]
C6T22	CAPN_603	[9]
C6T23	CAPN_603	[9]
C6T24	CAPN_402	[11]
C6T25	CAPN_402	[11]
C6T26	CAPN_402	[13]
C6T27	CAPN_402	[12]
C6T28	CAPN_402	[13]
C6T29	CAPN_402	[12]
C6T30	CAPN_603	[12]
C6T31	CAPN_402	[13]
C6T32	CAPN_402	[12]
C6T33	CAPN_402	[13]
C6U1	CAPN_402	[19]
C6U2	CAPN_402	[19]
C6U3	CAPN_402	[19]
C6U4	CAPN_402	[19]
C6U5	CAPN_402	[19]
C6U6	CAPN_402	[19]
C6U7	CAPN_402	[20]
C6U8	CAPN_402	[19]
C6U9	CAPN_402	[19]
C6U10	CAPN_402	[21]
C7A1	CAPN_603	[38]
C7A2	CAPN_603	[38]
C7A3	CAPN_603	[38]
C7A4	CAPN_603	[38]
C7B1	CAPN_1206	[43]
C7B2	CAP_P_TH	[38]
C7B3	CAP_P_TH	[43]
C7B4	CAPN_402	[54]
C7B5	CAPN_1206	[45]
C7B7	CAPN_402	[44]
C7B8	CAP_P_TH	[49]

C7C1	CAPN_402	[44]
C7C2	CAPN_402	[44]
C7C3	CAPN_402	[44]
C7C4	CAPN_402	[44]
C7C5	CAPN_402	[44]
C7C6	CAPN_402	[44]
C7C7	CAPN_402	[44]
C7C8	CAPN_805	[45]
C7C9	CAPN_402	[44]
C7C10	CAPN_1206	[44]
C7C11	CAPN_603	[44]
C7C12	CAP_P_RDL	[43]
C7C13	CAP_P_RDL	[43]
C7D7	CAPN_402	[16]
C7D8	CAPN_402	[16]
C7D9	CAPN_402	[16]
C7D10	CAPN_402	[16]
C7D11	CAPN_603	[16]
C7D12	CAPN_402	[17]
C7D13	CAPN_402	[16]
C7D14	CAPN_402	[16]
C7D15	CAPN_402	[21]
C7E1	CAPN_402	[21]
C7E2	CAPN_402	[16]
C7E3	CAPN_402	[16]
C7E4	CAPN_402	[14]
C7E5	CAPN_402	[14]
C7E6	CAPN_402	[14]
C7E7	CAPN_402	[14]
C7E8	CAPN_603	[14]
C7E9	CAPN_402	[15]
C7E10	CAPN_402	[14]
C7E11	CAPN_402	[14]
C7E12	CAPN_402	[21]
C7E13	CAPN_402	[14]
C7E14	CAPN_402	[14]
C7F1	CAPN_603	[50]
C7F2	CAP_P_RDL	[50]
C7F3	CAPN_1206	[50]
C7G1	CAP_P_RDL	[39]
C7G2	CAPN_402	[39]
C7M1	CAPN_402	[54]
C7N1	CAPN_1206	[45]
C7P1	CAPN_402	[44]
C7P2	CAPN_603	[44]
C7R1	CAP_P_SM	[50]
C7R2	CAPN_402	[17]
C7R3	CAPN_402	[17]
C7R4	CAPN_402	[17]
C7R5	CAPN_402	[17]
C7R6	CAPN_402	[16]
C7R7	CAPN_402	[17]
C7R8	CAPN_402	[17]
C7R9	CAPN_402	[21]
C7T1	CAPN_402	[17]
C7T2	CAPN_402	[17]
C7T3	CAPN_402	[15]

C7T4	CAPN_402	[15]
C7T5	CAPN_402	[15]
C7T6	CAPN_402	[15]
C7T7	CAPN_402	[14]
C7T8	CAPN_402	[15]
C7T9	CAPN_402	[15]
C7T10	CAPN_402	[21]
C7T11	CAPN_402	[15]
C7T12	CAPN_402	[15]
C7U1	CAPN_1206	[50]
C7V1	CAPN_603	[39]
D2G1	LED_SM	[63]
D2G2	LED_SM	[63]
D4A1	DIODE_SOT23	[36]
D4B1	LED_SM	[63]
D4P1	LED_SM	[63]
D5A1	LED_SM	[63]
D5B1	DIODE_SOT23	[45]
D6A1	LED_SM	[63]
D6B1	DIODE_SOT23	[45]
D7A1	LED_SM	[63]
DB1B1	DBPAD_LARGE-TP	[63]
DB1C1	DBPAD_LARGE-TP	[63]
DB1D1	DBPAD_LARGE-TP	[63]
DB1D2	DBPAD_LARGE-TP	[63]
DB1E1	DBPAD_TP	[42]
DB1E2	DBPAD_TP	[25]
DB1R1	DBPAD_TP	[32]
DB2B1	DBPAD_LARGE-TP	[63]
DB2B2	DBPAD_LARGE-TP	[63]
DB2B3	DBPAD_LARGE-TP	[63]
DB2C1	DBPAD_TP	[25]
DB2C2	DBPAD_TP	[22]
DB2C3	DBPAD_LARGE-TP	[63]
DB2C4	DBPAD_LARGE-TP	[63]
DB2C5	DBPAD_LARGE-TP	[63]
DB2D1	DBPAD_TP	[25]
DB2E1	DBPAD_TP	[52]
DB2E2	DBPAD_TP	[25]
DB2E3	DBPAD_TP	[25]
DB2E4	DBPAD_LARGE-TP	[63]
DB2F1	DBPAD_TP	[48]
DB2G1	DBPAD_TP	[48]
DB2G2	DBPAD_TP	[47]
DB2G3	DBPAD_TP	[25]
DB2G4	DBPAD_TP	[47]
DB2G5	DBPAD_LARGE-TP	[63]
DB2P1	DBPAD_TP	[25]
DB3A1	DBPAD_TP	[37]
DB3A2	DBPAD_TP	[33]
DB3A3	DBPAD_TP	[33]
DB3A4	DBPAD_TP	[33]
DB3B1	DBPAD_TP	[33]
DB3C1	DBPAD_TP	[25]
DB3C2	DBPAD_TP	[53]
DB3C3	DBPAD_TP	[25]
DB3C4	DBPAD_LARGE-TP	[63]

DB3D1	DBPAD_TP	[22]
DB3D2	DBPAD_TP	[22]
DB3D3	DBPAD_TP	[22]
DB3E1	DBPAD_TP	[52]
DB3E2	DBPAD_LARGE-TP	[63]
DB3M1	DBPAD_TP	[40]
DB3N1	DBPAD_TP	[52]
DB3P1	DBPAD_LARGE-TP	[23]
DB3P2	DBPAD_LARGE-TP	[23]
DB3P3	DBPAD_TP	[24]
DB3R1	DBPAD_LARGE-TP	[23]
DB3R2	DBPAD_LARGE-TP	[23]
DB3R3	DBPAD_TP	[25]
DB3R4	DBPAD_TP	[25]
DB3R5	DBPAD_TP	[25]
DB3R6	DBPAD_TP	[22]
DB3R7	DBPAD_TP	[22]
DB4B1	DBPAD_TP	[51]
DB4B2	DBPAD_LARGE-TP	[63]
DB4C1	DBPAD_TP	[51]
DB4C2	DBPAD_TP	[52]
DB4C3	DBPAD_LARGE-TP	[63]
DB4D1	DBPAD_LARGE-TP	[63]
DB4E1	DBPAD_TP	[52]
DB4E2	DBPAD_TP	[52]
DB4E3	DBPAD_TP	[49]
DB4E4	DBPAD_TP	[49]
DB4E5	DBPAD_TP	[49]
DB4N2	DBPAD_TP	[51]
DB4N3	DBPAD_TP	[51]
DB4P1	DBPAD_TP	[52]
DB4P6	DBPAD_TP	[51]
DB4P7	DBPAD_TP	[51]
DB4P8	DBPAD_TP	[51]
DB4R1	DBPAD_TP	[5]
DB4R2	DBPAD_TP	[2]
DB4R3	DBPAD_TP	[2]
DB5A1	DBPAD_TP	[53]
DB5A2	DBPAD_TP	[53]
DB5B1	DBPAD_TP	[53]
DB5B2	DBPAD_TP	[51]
DB5B3	DBPAD_TP	[51]
DB5B4	DBPAD_TP	[25]
DB5C1	DBPAD_TP	[51]
DB5M1	DBPAD_TP	[53]
DB5M2	DBPAD_TP	[53]
DB5M3	DBPAD_TP	[53]
DB5N1	DBPAD_TP	[53]
DB5R5	DBPAD_TP	[6]
DB6M1	DBPAD_TP	[38]
DB6M2	DBPAD_TP	[38]
DB6M3	DBPAD_TP	[38]
DB6N1	DBPAD_TP	[38]
DB6R1	DBPAD_TP	[43]
DB6R2	DBPAD_TP	[43]
DB7C1	DBPAD_TP	[44]
DB7C2	DBPAD_TP	[44]

DB7C3	DBPAD_TP	[44]
DB7C4	DBPAD_TP	[45]
DB7C5	DBPAD_TP	[44]
DB7C6	DBPAD_TP	[44]
DB7F1	DBPAD_TP	[50]
DB7F2	DBPAD_TP	[50]
DB7P1	DBPAD_TP	[44]
DB7P2	DBPAD_TP	[44]
EG1A1	ESDGUARD_402	[39]
EG1A2	ESDGUARD_402	[39]
EG1A3	ESDGUARD_402	[39]
EG1A4	ESDGUARD_402	[39]
EG1A5	ESDGUARD_402	[39]
EG1A6	ESDGUARD_402	[39]
EG1A7	ESDGUARD_402	[39]
EG1A8	ESDGUARD_402	[39]
EG1B1	ESDGUARD_402	[41]
EG1B2	ESDGUARD_402	[41]
EG1B3	ESDGUARD_402	[41]
EG1B4	ESDGUARD_402	[41]
EG2A2	ESDGUARD_402	[38]
EG2A3	ESDGUARD_402	[38]
EG2A4	ESDGUARD_402	[38]
EG2A5	ESDGUARD_402	[38]
EG2A6	ESDGUARD_402	[38]
EG2A7	ESDGUARD_402	[38]
EG3A1	ESDGUARD_402	[40]
EG3A2	ESDGUARD_402	[40]
EG3A3	ESDGUARD_402	[40]
EG3A4	ESDGUARD_402	[40]
EG3A5	ESDGUARD_402	[40]
EG3A6	ESDGUARD_402	[37]
EG4A1	ESDGUARD_402	[39]
EG4A2	ESDGUARD_402	[40]
EG4A3	ESDGUARD_402	[40]
EG4A4	ESDGUARD_402	[40]
EG4A5	ESDGUARD_402	[37]
EG4A6	ESDGUARD_402	[37]
EG4A7	ESDGUARD_402	[37]
EG4A8	ESDGUARD_402	[37]
EG4A9	ESDGUARD_402	[37]
EG4A10	ESDGUARD_402	[37]
EG4M1	ESDGUARD_402	[40]
EG4M2	ESDGUARD_402	[40]
EG4M5	ESDGUARD_402	[40]
EG6G1	ESDGUARD_402	[39]
EG6G2	ESDGUARD_402	[39]
EG7G1	ESDGUARD_402	[39]
EG7G2	ESDGUARD_402	[39]
FB1A1	FERRITE_603	[39]
FB2M1	FERRITE_603	[38]
FB2R1	FERRITE_603	[30]
FB3A1	FERRITE_603	[33]
FB3A2	FERRITE_603	[33]
FB3P1	FERRITE_603	[31]
FB3P2	FERRITE_603	[31]
FB3P3	FERRITE_603	[31]

FB3R1	FERRITE_603	[30]
FB5R1	FERRITE_603	[6]
FB5R2	FERRITE_603	[6]
FB5R3	FERRITE_603	[6]
FB5R4	FERRITE_603	[6]
FB5R5	FERRITE_603	[6]
FB5T1	FERRITE_603	[6]
FB5T2	FERRITE_603	[6]
FB5T3	FERRITE_603	[6]
FT1M5	FTPAD_TP	[41]
FT1N8	FTPAD_TP	[41]
FT1N9	FTPAD_TP	[46]
FT1P2	FTPAD_TP	[64]
FT1P3	FTPAD_TP	[64]
FT1R1	FTPAD_TP	[34]
FT1R2	FTPAD_TP	[64]
FT1R3	FTPAD_TP	[32]
FT1R4	FTPAD_TP	[32]
FT1T11	FTPAD_TP	[64]
FT1U1	FTPAD_TP	[35]
FT1U2	FTPAD_TP	[35]
FT2M1	FTPAD_TP	[38]
FT2M2	FTPAD_TP	[38]
FT2N1	FTPAD_TP	[64]
FT2N2	FTPAD_TP	[64]
FT2N3	FTPAD_TP	[46]
FT2P1	FTPAD_TP	[25]
FT2P2	FTPAD_TP	[25]
FT2P3	FTPAD_TP	[25]
FT2P4	FTPAD_TP	[25]
FT2P6	FTPAD_TP	[22]
FT2R1	FTPAD_TP	[46]
FT2R2	FTPAD_TP	[47]
FT2T1	FTPAD_TP	[50]
FT2T2	FTPAD_TP	[34]
FT2T3	FTPAD_TP	[34]
FT2T4	FTPAD_TP	[34]
FT2T5	FTPAD_TP	[34]
FT2T6	FTPAD_TP	[64]
FT2T7	FTPAD_TP	[64]
FT2T8	FTPAD_TP	[34]
FT2T9	FTPAD_TP	[49]
FT2T10	FTPAD_TP	[34]
FT2T11	FTPAD_TP	[34]
FT2T12	FTPAD_TP	[34]
FT2U1	FTPAD_TP	[48]
FT2V2	FTPAD_TP	[47]
FT2V4	FTPAD_TP	[64]
FT3M1	FTPAD_TP	[40]
FT3M2	FTPAD_TP	[40]
FT3M3	FTPAD_TP	[40]
FT3M4	FTPAD_TP	[40]
FT3M5	FTPAD_TP	[40]
FT3M7	FTPAD_TP	[40]
FT3M8	FTPAD_TP	[40]
FT3M9	FTPAD_TP	[40]
FT3M10	FTPAD_TP	[40]

FT3M11	FTPAD_TP	[40]
FT3M12	FTPAD_TP	[64]
FT3N1	FTPAD_TP	[64]
FT3N2	FTPAD_TP	[64]
FT3N3	FTPAD_TP	[33]
FT3N4	FTPAD_TP	[64]
FT3P1	FTPAD_TP	[23]
FT3P2	FTPAD_TP	[25]
FT3P3	FTPAD_TP	[52]
FT3P5	FTPAD_TP	[22]
FT3P8	FTPAD_TP	[44]
FT3P9	FTPAD_TP	[52]
FT3R2	FTPAD_TP	[22]
FT3R3	FTPAD_TP	[22]
FT3R4	FTPAD_TP	[48]
FT3R7	FTPAD_TP	[22]
FT3R8	FTPAD_TP	[52]
FT3R17	FTPAD_TP	[4]
FT3R18	FTPAD_TP	[61]
FT3T2	FTPAD_TP	[4]
FT3T4	FTPAD_TP	[24]
FT3T5	FTPAD_TP	[24]
FT3T6	FTPAD_TP	[24]
FT3T7	FTPAD_TP	[24]
FT3T8	FTPAD_TP	[24]
FT3T9	FTPAD_TP	[64]
FT3T10	FTPAD_TP	[2]
FT3T11	FTPAD_TP	[2]
FT4M1	FTPAD_TP	[40]
FT4M2	FTPAD_TP	[40]
FT4M3	FTPAD_TP	[40]
FT4M4	FTPAD_TP	[40]
FT4M5	FTPAD_TP	[40]
FT4M6	FTPAD_TP	[40]
FT4M7	FTPAD_TP	[40]
FT4M8	FTPAD_TP	[40]
FT4M9	FTPAD_TP	[40]
FT4P4	FTPAD_TP	[5]
FT4P5	FTPAD_TP	[5]
FT4P6	FTPAD_TP	[5]
FT4P7	FTPAD_TP	[5]
FT4P8	FTPAD_TP	[5]
FT4P9	FTPAD_TP	[52]
FT4P10	FTPAD_TP	[5]
FT4P11	FTPAD_TP	[63]
FT4R1	FTPAD_TP	[64]
FT4R4	FTPAD_TP	[3]
FT4R6	FTPAD_TP	[3]
FT4R7	FTPAD_TP	[3]
FT4R8	FTPAD_TP	[3]
FT4R9	FTPAD_TP	[3]
FT4R11	FTPAD_TP	[5]
FT4T2	FTPAD_TP	[49]
FT4T3	FTPAD_TP	[52]
FT4V1	FTPAD_TP	[64]
FT5M3	FTPAD_TP	[53]
FT5P1	FTPAD_TP	[3]

FT5P2	FTPAD_TP	[3]
FT5R1	FTPAD_TP	[3]
FT5R2	FTPAD_TP	[3]
FT5R3	FTPAD_TP	[3]
FT5R4	FTPAD_TP	[3]
FT5R5	FTPAD_TP	[3]
FT5R6	FTPAD_TP	[3]
FT5R7	FTPAD_TP	[3]
FT5R8	FTPAD_TP	[3]
FT5R9	FTPAD_TP	[3]
FT5R10	FTPAD_TP	[3]
FT5R11	FTPAD_TP	[3]
FT5R12	FTPAD_TP	[3]
FT5R13	FTPAD_TP	[3]
FT5R14	FTPAD_TP	[3]
FT5R15	FTPAD_TP	[3]
FT5R16	FTPAD_TP	[3]
FT5R17	FTPAD_TP	[51]
FT5T1	FTPAD_TP	[52]
FT5T2	FTPAD_TP	[63]
FT6M1	FTPAD_TP	[38]
FT6N1	FTPAD_TP	[64]
FT6R2	FTPAD_TP	[43]
FT6V1	FTPAD_TP	[64]
FT7M1	FTPAD_TP	[64]
FT7N1	FTPAD_TP	[38]
FT7N2	FTPAD_TP	[64]
FT7P3	FTPAD_TP	[2]
FT7P4	FTPAD_TP	[2]
FT7P5	FTPAD_TP	[2]
FT7P6	FTPAD_TP	[2]
FT7P7	FTPAD_TP	[2]
FT7P8	FTPAD_TP	[2]
FT7U1	FTPAD_TP	[50]
J1A1	WAVERECEPTACLE_TH	[39]
J1A2	USBTRIPLE_TH	[39]
J1B1	1X7SATA_TH	[41]
J1B2	1X7SATA_TH	[41]
J1B3	1X4HDR_TH	[41]
J1D1	1X5HDR_TH	[26]
J1F1	1X2HDR_TH	[35]
J2A1	TRINITYRJ45AUX_TH	[38]
J2C1	2X5HDR10_TH	[62]
J2C2	2X13SOFTTOUCH_SM	[62]
J2C3	2X7HDR14_TH	[62]
J2F1	1X3HDR_TH	[63]
J3A1	HDMI_1X19HDR	[40]
J3E1	PCIEXMIDBUS_SM	[62]
J3E2	2X3HDR_TH	[63]
J4A1	TOSLINK_TX_TH	[39]
J4A2	XENONAVIP_TH	[37]
J4A3	2X6HDR2_TH	[41]
J4C1	2X4HDR_TH	[63]
J4C2	2X5HDR_TH	[63]
J4C3	2X3HDR_TH	[63]
J4D2	1X3HDR_SM	[62]
J5B1	2X2HDR_TH	[55]

J5G2 XENONRF_BORON_TH [38]
 J6A5 1X4HDR_TH [36]
 J6G1 USBDUALHORIZONTAL_TH [39]
 J7A1 TRINITYPWR_TH [38]
 L1F1 INDUCTOR_SM [48]
 L2B1 INDUCTOR_TH [47]
 L2F1 INDUCTOR_TH [47]
 L4A1 INDUCTOR_1210 [37]
 L4A2 INDUCTOR_1210 [37]
 L4A3 INDUCTOR_1210 [37]
 L4A4 INDUCTOR_1210 [37]
 L4B1 INDUCTOR_TH [51]
 L4F1 INDUCTOR_TH [49]
 L5A1 INDUCTOR_1210 [53]
 L5B1 INDUCTOR_1210 [53]
 L5B2 INDUCTOR_SM [53]
 L5C1 INDUCTOR_TH [51]
 L6B1 INDUCTOR_TH [43]
 L6C1 IND_2MODE_SM [45]
 L6C2 IND_2MODE_TH [45]
 L7B1 INDUCTOR_TH [49]
 L7F1 INDUCTOR_TH [50]
 LB2B1 LABEL_SM [65]
 MTG1B1 STD_MTG_HOLE_TH [65]
 MTG1G1 STD_MTG_HOLE_TH [65]
 MTG4D1 STD_MTG_HOLE_TH [65]
 MTG4F1 STD_MTG_HOLE_TH [65]
 MTG4G1 STD_MTG_HOLE_TH [65]
 MTG6D1 STD_MTG_HOLE_TH [65]
 MTG6F1 STD_MTG_HOLE_TH [65]
 MTG7G1 STD_MTG_HOLE_TH [65]
 Q1F1 SHUNT_3PIN_SOT23 [56]
 Q1N1 MBT3904DUAL_SOT [46]
 Q1T1 NPN_SOT23 [42]
 Q1T2 NPN_SOT23 [42]
 Q2F1 FET_VREG_DPAK_G1D2 [47]
 S3
 Q2F2 FET_VREG_DPAK_G1D2 [47]
 S3
 Q2F3 SHUNT_3PIN_SOT23 [56]
 Q2P1 FET_SOT23 [31]
 Q2R1 FET_SOT23 [30]
 Q3A1 MBT3904DUAL_SOT [37]
 Q3F1 FET_VREG_DPAK_G1D2 [49]
 S3
 Q3M1 PNP_SOT23 [37]
 Q3R1 FET_ZGATE_P_SOT23 [61]
 Q4A1 NPN_SOT23 [36]
 Q4B1 ADR510_SOT23 [57]
 Q4C1 NPN_SOT23 [63]
 Q4C2 NPN_SOT23 [63]
 Q4F1 FET_VREG_DPAK_G1D2 [49]
 S3
 Q4G1 PNP_SOT23 [23]
 Q5A2 PNP_DPAK369C [36]
 Q5B1 FET_VREG_DPAK_G1D2 [51]

S3
 Q5C1 FET_VREG_DPAK_G1D2 [45]
 S3
 Q5C2 FET_VREG_DPAK_G1D2 [51]
 S3
 Q5C3 FET_VREG_DPAK_G1D2 [45]
 S3
 Q6A3 PNP_2C_SOT223 [42]
 Q6B1 FET_VREG_DPAK_G1D2 [45]
 S3
 Q6B2 FET_VREG_DPAK_G1D2 [45]
 S3
 Q6C1 FET_VREG_DPAK_G1D2 [45]
 S3
 Q6C2 FET_VREG_DPAK_G1D2 [45]
 S3
 Q6M2 FET_SOT23 [42]
 Q6M3 NPN_SOT23 [42]
 Q7G1 FET_VREG_DPAK_G1D2 [50]
 S3
 Q7G2 FET_VREG_DPAK_G1D2 [50]
 S3
 R1A1 RESN_402 [39]
 R1D1 RESN_402 [34]
 R1D2 RESN_402 [34]
 R1E1 RESN_402 [32]
 R1E2 RESN_402 [32]
 R1E3 RESN_402 [32]
 R1E4 RESN_402 [32]
 R1E12 RESN_402 [47]
 R1E14 RESN_402 [48]
 R1E15 RESN_402 [48]
 R1E16 RESN_402 [48]
 R1E17 RESN_402 [47]
 R1E19 RESN_402 [48]
 R1E20 RESN_402 [48]
 R1E21 RESN_402 [48]
 R1E22 RESN_402 [48]
 R1F1 RESN_402 [48]
 R1F2 RESN_402 [48]
 R1F3 RESN_402 [47]
 R1F4 RESN_402 [56]
 R1F5 RESN_402 [56]
 R1F6 RESN_402 [56]
 R1F9 RESN_2512 [48]
 R1N1 RESN_402 [46]
 R1N2 RESN_402 [46]
 R1N3 RESN_402 [46]
 R1P1 RESN_402 [46]
 R1P2 RESN_402 [46]
 R1R1 RESN_402 [32]
 R1R2 RESN_402 [32]
 R1R3 RESN_402 [32]
 R1R4 RESN_402 [32]
 R1R5 RESN_402 [32]
 R1R6 RESN_402 [32]
 R1R7 RESN_402 [32]

R1R8 RESN_402 [32]
 R1R9 RESN_402 [32]
 R1R10 RESN_402 [32]
 R1T1 RESN_402 [42]
 R1T2 RESN_402 [47]
 R1T3 RESN_1206 [42]
 R1T4 RESN_805 [47]
 R1T6 RESN_1206 [42]
 R1T7 RESN_402 [42]
 R1T19 RESN_402 [56]
 R1U3 RESN_402 [56]
 R1U4 RESN_402 [56]
 R1U5 RESN_402 [56]
 R2A2 RESN_402 [38]
 R2A3 RESN_402 [38]
 R2A4 RESN_402 [38]
 R2A5 RESN_402 [38]
 R2C1 RESN_402 [24]
 R2C2 RESN_402 [62]
 R2C3 RESN_402 [37]
 R2C4 RESN_402 [62]
 R2C5 RESN_402 [25]
 R2C6 RESN_402 [62]
 R2C7 RESN_402 [62]
 R2C8 RESN_402 [26]
 R2C9 RESN_402 [24]
 R2C10 RESN_402 [62]
 R2C11 RESN_402 [24]
 R2C12 RESN_402 [24]
 R2C13 RESN_402 [24]
 R2C14 RESN_402 [24]
 R2C15 RESN_402 [24]
 R2C16 RESN_402 [24]
 R2C17 RESN_402 [24]
 R2C18 RESN_402 [24]
 R2C19 RESN_402 [24]
 R2C20 RESN_402 [24]
 R2C21 RESN_402 [24]
 R2C22 RESN_402 [24]
 R2C23 RESN_402 [24]
 R2C24 RESN_402 [24]
 R2C25 RESN_402 [24]
 R2C26 RESN_402 [24]
 R2C27 RESN_402 [25]
 R2E2 RESN_402 [47]
 R2E3 RESN_402 [47]
 R2E4 RESN_402 [47]
 R2E5 RESN_402 [47]
 R2E6 RESN_402 [47]
 R2E7 RESN_402 [47]
 R2F1 RESN_402 [47]
 R2F2 RESN_402 [56]
 R2F3 RESN_402 [56]
 R2F4 RESN_402 [56]
 R2F5 RESN_402 [56]
 R2F6 RESN_402 [63]
 R2F7 RESN_805 [47]

R2F8 RESN_402 [56]
 R2F9 RESN_805 [48]
 R2G1 RESN_2512 [47]
 R2G2 RESN_1206 [47]
 R2G3 RESN_402 [25]
 R2G4 RESN_402 [25]
 R2G5 RESN_402 [24]
 R2G6 RESN_402 [24]
 R2G7 RESN_402 [24]
 R2G8 RESN_402 [63]
 R2M1 RESN_402 [25]
 R2M2 RESN_402 [37]
 R2N1 RESN_402 [37]
 R2P1 RESN_402 [25]
 R2P2 RESN_402 [25]
 R2P3 RESN_402 [22]
 R2P4 RESN_402 [23]
 R2P5 RESN_402 [24]
 R2P6 RESN_402 [31]
 R2P7 RESN_402 [31]
 R2P8 RESN_402 [31]
 R2P9 RESN_402 [24]
 R2R1 RESN_402 [34]
 R2R2 RESN_402 [32]
 R2R3 RESN_402 [30]
 R2R4 RESN_402 [30]
 R2T1 RESN_402 [34]
 R2T2 RESN_402 [34]
 R2T3 RESN_402 [47]
 R2T4 RESN_402 [47]
 R2T5 RESN_402 [56]
 R2T6 RESN_402 [34]
 R2T7 RESN_402 [34]
 R2T8 RESN_402 [34]
 R2T9 RESN_402 [34]
 R2T10 RESN_402 [34]
 R2T11 RESN_402 [34]
 R2T12 RESN_402 [34]
 R2T13 RESN_402 [34]
 R2T14 RESN_402 [34]
 R2U1 RESN_402 [56]
 R2V1 RESN_402 [63]
 R2V2 RESN_402 [35]
 R2V3 RESN_402 [35]
 R3A1 RESN_402 [37]
 R3A2 RESN_402 [37]
 R3A3 RESN_402 [37]
 R3A4 RESN_402 [37]
 R3A5 RESN_402 [37]
 R3A6 RESN_603 [37]
 R3A8 RESN_402 [33]
 R3A9 RESN_402 [33]
 R3A10 RESN_402 [33]
 R3A11 RESN_402 [33]
 R3B1 RESN_402 [55]
 R3B2 RESN_402 [55]
 R3B3 RESN_402 [52]

R3B4	RESN_402	[52]
R3B5	RESN_1206	[52]
R3B22	RESN_805	[33]
R3C1	RESN_402	[55]
R3C2	RESN_402	[55]
R3C3	RESN_402	[25]
R3C14	RESN_402	[25]
R3C15	RESN_402	[5]
R3C16	RESN_402	[25]
R3C18	RESN_402	[25]
R3C19	RESN_402	[25]
R3C20	RESN_603	[23]
R3C21	RESN_603	[23]
R3C22	RESN_603	[23]
R3C23	RESN_603	[23]
R3C24	RESN_402	[37]
R3C25	RESN_402	[37]
R3C26	RESN_402	[5]
R3D3	RESN_402	[22]
R3D4	RESN_402	[22]
R3D5	RESN_402	[22]
R3D6	RESN_402	[22]
R3D7	RESN_402	[22]
R3D8	RESN_402	[22]
R3D9	RESN_402	[22]
R3D10	RESN_402	[22]
R3D11	RESN_402	[22]
R3D12	RESN_402	[22]
R3D13	RESN_402	[22]
R3D14	RESN_402	[22]
R3D17	RESN_402	[22]
R3D19	RESN_402	[22]
R3D26	RESN_402	[22]
R3D28	RESN_402	[22]
R3D29	RESN_402	[22]
R3D30	RESN_402	[61]
R3D31	RESN_402	[61]
R3E1	RESN_402	[58]
R3E2	RESN_402	[58]
R3E3	RESN_402	[58]
R3E4	RESN_402	[58]
R3E6	RESN_402	[25]
R3E7	RESN_402	[25]
R3E8	RESN_402	[58]
R3E10	RESN_402	[2]
R3F2	RESN_402	[58]
R3F3	RESN_402	[58]
R3F4	RESN_402	[52]
R3F5	RESN_402	[58]
R3F6	RESN_402	[49]
R3F7	RESN_402	[49]
R3F8	RESN_402	[49]
R3F9	RESN_402	[49]
R3F10	RESN_402	[49]
R3F11	RESN_805	[49]
R3F12	RESN_402	[49]
R3F13	RESN_402	[49]

R3F14	RESN_402	[49]
R3F15	RESN_402	[49]
R3F16	RESN_402	[55]
R3G1	RESN_402	[55]
R3G2	RESN_805	[49]
R3G3	RESN_402	[24]
R3G4	RESN_402	[49]
R3G5	RESN_402	[50]
R3G6	RESN_402	[55]
R3G7	RESN_402	[55]
R3G8	RESN_402	[55]
R3G9	RESN_402	[55]
R3G10	RESN_402	[50]
R3G11	RESN_402	[50]
R3G12	RESN_402	[50]
R3G13	RESN_402	[50]
R3G14	RESN_402	[50]
R3G15	RESN_402	[50]
R3G16	RESN_402	[49]
R3G17	RESN_805	[50]
R3G18	RESN_402	[24]
R3G19	RESN_402	[24]
R3G20	RESN_402	[24]
R3M2	RESN_402	[37]
R3M6	RESN_402	[33]
R3M7	RESN_402	[37]
R3N1	RESN_402	[60]
R3N2	RESN_402	[60]
R3N3	RESN_402	[60]
R3N4	RESN_402	[60]
R3N5	RESN_402	[25]
R3N6	RESN_402	[37]
R3P1	RESN_402	[63]
R3P2	RESN_402	[22]
R3P3	RESN_402	[23]
R3P4	RESN_402	[25]
R3P5	RESN_402	[37]
R3P6	RESN_402	[61]
R3P7	RESN_402	[61]
R3P8	RESN_402	[27]
R3P9	RESN_402	[27]
R3P10	RESN_402	[27]
R3P11	RESN_402	[23]
R3P12	RESN_402	[27]
R3P13	RESN_402	[27]
R3P14	RESN_402	[27]
R3P15	RESN_402	[22]
R3P16	RESN_402	[22]
R3P17	RESN_603	[31]
R3P19	RESN_402	[27]
R3P20	RESN_402	[27]
R3R1	RESN_402	[31]
R3R2	RESN_402	[30]
R3R3	RESN_402	[31]
R3R4	RESN_603	[31]
R3R5	RESN_402	[22]
R3R6	RESN_402	[30]

R3R7	RESN_402	[25]
R3R8	RESN_402	[25]
R3R9	RESN_402	[26]
R3R10	RESN_402	[25]
R3R11	RESN_402	[35]
R3R12	RESN_402	[25]
R3R13	RESN_402	[61]
R3R14	RESN_402	[61]
R3R17	RESN_402	[22]
R3R18	RESN_402	[61]
R3R19	RESN_402	[61]
R3R20	RESN_402	[61]
R3T5	RESN_402	[52]
R3U1	RESN_402	[55]
R3U3	RESN_402	[55]
R3V1	RESN_402	[49]
R3V2	RESN_402	[38]
R3V4	RESN_402	[50]
R3V6	RESN_402	[38]
R4A1	RESN_402	[36]
R4A2	RESN_402	[37]
R4A3	RESN_402	[37]
R4A4	RESN_402	[37]
R4A5	RESN_402	[37]
R4A6	RESN_402	[41]
R4A7	RESN_402	[36]
R4A8	RESN_402	[63]
R4A9	RESN_402	[37]
R4A10	RESN_402	[37]
R4A11	RESN_402	[37]
R4A12	RESN_402	[37]
R4B4	RESN_805	[51]
R4B5	RESN_1206	[52]
R4B6	RESN_402	[63]
R4B7	RESN_402	[52]
R4B8	RESN_402	[52]
R4B9	RESN_402	[52]
R4B10	RESN_402	[60]
R4B11	RESN_402	[51]
R4B12	RESN_1206	[52]
R4B13	RESN_1206	[52]
R4B14	RESN_805	[52]
R4B17	RESN_402	[51]
R4B18	RESN_402	[57]
R4B19	RESN_402	[51]
R4C3	RESN_402	[5]
R4C4	RESN_402	[63]
R4C7	RESN_402	[63]
R4C8	RESN_402	[5]
R4C11	RESN_402	[51]
R4C13	RESN_402	[51]
R4C14	RESN_402	[51]
R4D1	RESN_402	[2]
R4D2	RESN_402	[2]
R4D3	RESN_402	[61]
R4D4	RESN_402	[61]
R4D5	RESN_402	[61]

R4D6	RESN_402	[61]
R4D7	RESN_402	[61]
R4D8	RESN_402	[61]
R4E1	RESN_402	[4]
R4E2	RESN_402	[4]
R4E4	RESN_805	[52]
R4E5	RESN_402	[52]
R4E6	RESN_402	[52]
R4E7	RESN_402	[52]
R4E8	RESN_402	[52]
R4E9	RESN_402	[52]
R4E10	RESN_402	[52]
R4E11	RESN_805	[52]
R4E12	RESN_805	[52]
R4F1	RESN_2512	[49]
R4F2	RESN_402	[52]
R4G1	RESN_402	[23]
R4G2	RESN_402	[23]
R4G3	RESN_402	[50]
R4G4	RESN_402	[38]
R4G5	RESN_402	[38]
R4G6	RESN_402	[38]
R4G7	RESN_402	[38]
R4M1	RESN_402	[40]
R4M2	RESN_402	[40]
R4M5	RESN_402	[40]
R4M6	RESN_402	[40]
R4N2	RESN_402	[57]
R4N3	RESN_402	[57]
R4N4	RESN_402	[57]
R4N5	RESN_402	[57]
R4N6	RESN_402	[57]
R4N7	RESN_402	[57]
R4N9	RESN_402	[59]
R4N10	RESN_402	[57]
R4N11	RESN_402	[59]
R4N12	RESN_402	[60]
R4N15	RESN_805	[51]
R4N16	RESN_402	[60]
R4N17	RESN_402	[52]
R4N18	RESN_402	[60]
R4P1	RESN_402	[63]
R4P2	RESN_402	[63]
R4P3	RESN_402	[63]
R4P4	RESN_402	[2]
R4P5	RESN_402	[2]
R4P6	RESN_402	[5]
R4P8	RESN_402	[63]
R4P9	RESN_402	[52]
R4P10	RESN_805	[52]
R4R2	RESN_402	[5]
R4R3	RESN_402	[3]
R4R5	RESN_402	[3]
R4R6	RESN_402	[3]
R4R7	RESN_402	[5]
R4R8	RESN_402	[3]
R4R10	RESN_402	[5]

R4R11	RESN_402	[5]
R4R12	RESN_402	[5]
R4R13	RESN_402	[3]
R4R20	RESN_402	[2]
R4R21	RESN_402	[2]
R4R22	RESN_402	[2]
R4R23	RESN_402	[2]
R4R24	RESN_402	[61]
R4R25	RESN_402	[61]
R4R26	RESN_402	[61]
R4R27	RESN_402	[61]
R4R28	RESN_402	[61]
R4R29	RESN_402	[61]
R4R30	RESN_402	[61]
R4R31	RESN_402	[61]
R4R32	RESN_402	[61]
R4R33	RESN_402	[61]
R4R34	RESN_402	[61]
R4R35	RESN_402	[61]
R4R36	RESN_402	[61]
R4U4	RESN_402	[52]
R4V1	RESN_402	[38]
R4V2	RESN_402	[38]
R5A3	RESN_402	[53]
R5A4	RESN_402	[53]
R5A5	RESN_402	[53]
R5A6	RESN_402	[53]
R5A7	RESN_402	[53]
R5A8	RESN_402	[53]
R5A9	RESN_805	[36]
R5A10	RESN_402	[36]
R5A11	RESN_805	[53]
R5A12	RESN_402	[53]
R5A13	RESN_402	[53]
R5A14	RESN_402	[59]
R5A15	RESN_402	[53]
R5A16	RESN_402	[36]
R5A17	RESN_402	[36]
R5B1	RESN_402	[59]
R5B2	RESN_402	[53]
R5B3	RESN_402	[59]
R5B4	RESN_402	[53]
R5B5	RESN_402	[53]
R5B6	RESN_402	[57]
R5B7	RESN_805	[53]
R5B10	RESN_402	[57]
R5B11	RESN_402	[57]
R5B12	RESN_402	[57]
R5B13	RESN_805	[51]
R5B14	RESN_402	[57]
R5B15	RESN_402	[57]
R5B16	RESN_402	[57]
R5C1	RESN_805	[45]
R5C2	RESN_2512	[51]
R5F1	RESN_402	[19]
R5F2	RESN_402	[19]
R5F3	RESN_402	[18]

R5F4	RESN_402	[18]
R5F5	RESN_402	[18]
R5M1	RESN_805	[42]
R5M2	RESN_805	[42]
R5M3	RESN_402	[36]
R5M4	RESN_402	[36]
R5M5	RESN_402	[36]
R5M6	RESN_402	[53]
R5M7	RESN_805	[42]
R5M8	RESN_805	[42]
R5M9	RESN_402	[53]
R5M10	RESN_402	[59]
R5M11	RESN_402	[59]
R5M12	RESN_402	[59]
R5M13	RESN_402	[59]
R5M14	RESN_402	[59]
R5M15	RESN_402	[59]
R5M16	RESN_402	[59]
R5M17	RESN_402	[36]
R5N1	RESN_402	[57]
R5N2	RESN_402	[57]
R5N3	RESN_402	[59]
R5N4	RESN_402	[59]
R5N5	RESN_402	[59]
R5N7	RESN_805	[45]
R5N8	RESN_805	[45]
R5T1	RESN_402	[4]
R5T2	RESN_402	[13]
R5T3	RESN_402	[13]
R5T4	RESN_402	[13]
R5T5	RESN_402	[13]
R5T6	RESN_402	[13]
R5T7	RESN_402	[13]
R5T8	RESN_402	[2]
R5T9	RESN_402	[2]
R5U1	RESN_402	[19]
R5U2	RESN_402	[19]
R5U3	RESN_402	[19]
R5U4	RESN_402	[18]
R5U5	RESN_402	[18]
R5U6	RESN_402	[4]
R6A3	RESN_402	[42]
R6A4	RESN_402	[42]
R6A5	RESN_402	[38]
R6A6	RESN_402	[38]
R6A7	RESN_402	[63]
R6A10	RESN_402	[58]
R6A11	RESN_402	[58]
R6B1	RESN_805	[38]
R6C1	RESN_805	[45]
R6C2	THERMISTOR_603	[44]
R6F1	RESN_402	[21]
R6F2	RESN_402	[21]
R6F3	RESN_402	[20]
R6F4	RESN_402	[20]
R6F5	RESN_402	[20]
R6F6	RESN_402	[4]

R6G1	RESN_402	[35]
R6M4	RESN_402	[58]
R6M5	RESN_402	[42]
R6M6	RESN_402	[42]
R6M7	RESN_402	[42]
R6N1	RESN_805	[45]
R6N2	RESN_805	[45]
R6N3	RESN_402	[58]
R6N4	RESN_402	[59]
R6N5	RESN_402	[59]
R6R1	RESN_402	[12]
R6R2	RESN_402	[12]
R6T1	RESN_402	[12]
R6T2	RESN_402	[12]
R6T3	RESN_402	[4]
R6T4	RESN_402	[12]
R6T5	RESN_402	[12]
R6T6	RESN_402	[4]
R6T7	RESN_402	[12]
R6T8	RESN_402	[12]
R6T9	RESN_402	[13]
R6U1	RESN_402	[21]
R6U2	RESN_402	[21]
R6U3	RESN_402	[21]
R6U4	RESN_402	[20]
R6U5	RESN_402	[20]
R6U6	RESN_402	[4]
R7A1	RESN_2512	[38]
R7A2	RESN_2512	[38]
R7A3	RESN_402	[63]
R7B1	RESN_402	[44]
R7B2	RESN_402	[44]
R7B3	RESN_402	[44]
R7B4	RESN_402	[44]
R7B5	RESN_402	[44]
R7C1	RESN_402	[44]
R7C2	RESN_402	[44]
R7C3	RESN_402	[44]
R7C4	RESN_402	[44]
R7C5	RESN_402	[44]
R7C6	RESN_402	[44]
R7C7	RESN_402	[44]
R7C8	RESN_402	[44]
R7C9	RESN_402	[44]
R7C10	RESN_402	[44]
R7C11	RESN_603	[44]
R7C12	RESN_603	[44]
R7C13	RESN_402	[44]
R7C14	RESN_805	[44]
R7C15	RESN_402	[43]
R7C16	RESN_402	[43]
R7C17	RESN_402	[43]
R7C18	RESN_402	[43]
R7C19	RESN_402	[43]
R7C20	RESN_402	[43]
R7D2	RESN_402	[16]
R7D3	RESN_402	[16]

R7D4	RESN_402	[17]
R7D5	RESN_402	[17]
R7E1	RESN_402	[16]
R7E2	RESN_402	[4]
R7E4	RESN_402	[14]
R7E5	RESN_402	[14]
R7E6	RESN_402	[15]
R7E7	RESN_402	[15]
R7E8	RESN_402	[14]
R7F1	RESN_2512	[50]
R7P1	RESN_402	[44]
R7P2	RESN_402	[44]
R7P3	RESN_402	[43]
R7P4	RESN_402	[43]
R7P5	RESN_402	[43]
R7P6	RESN_402	[43]
R7P7	RESN_402	[43]
R7P8	RESN_402	[43]
R7R1	RESN_402	[17]
R7R2	RESN_402	[16]
R7R3	RESN_402	[17]
R7R4	RESN_402	[16]
R7R6	RESN_402	[4]
R7T1	RESN_402	[17]
R7T2	RESN_402	[15]
R7T3	RESN_402	[15]
R7T4	RESN_402	[14]
R7T5	RESN_402	[14]
R7T6	RESN_402	[15]
R7T7	RESN_402	[4]
RT1A1	THERMISTOR_1206	[39]
RT1B2	THERMISTOR_1206	[41]
RT2A1	THERMISTOR_1206	[38]
RT2M1	THERMISTOR_1206	[39]
RT2M2	THERMISTOR_1206	[39]
RT3A1	THERMISTOR_1206	[37]
RT3A2	THERMISTOR_1812	[38]
RT6G1	THERMISTOR_1206	[39]
RT7V1	THERMISTOR_1206	[39]
ST1E1	SHORT_TRACE	[48]
ST1F1	SHORT_TRACE	[48]
ST1F2	SHORT_TRACE	[48]
ST1F3	SHORT_TRACE	[48]
ST1U1	SHORT_TRACE	[48]
ST2D1	SHORT_TRACE	[53]
ST2G1	SHORT_TRACE	[47]
ST2G2	SHORT_TRACE	[47]
ST2G3	SHORT_TRACE	[47]
ST2U1	SHORT_TRACE	[47]
ST2U2	SHORT_TRACE	[47]
ST3C1	SHORT_SM	[23]
ST3C2	SHORT_SM	[23]
ST3C3	SHORT_SM	[23]
ST3C4	SHORT_SM	[23]
ST3C5	SHORT_SM	[23]
ST3C6	SHORT_TRACE	[53]
ST3F1	SHORT_TRACE	[49]

ST4B1	SHORT_TRACE	[52]
ST4B2	SHORT_TRACE	[52]
ST4D1	SHORT_SM	[61]
ST4F2	SHORT_TRACE	[49]
ST4F4	SHORT_TRACE	[49]
ST4R1	SHORT_SM	[61]
ST4R2	SHORT_SM	[61]
ST4U1	SHORT_TRACE	[49]
ST5A1	SHORT_TRACE	[53]
ST5A2	SHORT_TRACE	[53]
ST5B1	SHORT_TRACE	[53]
ST5B2	SHORT_TRACE	[53]
ST5C1	SHORT_TRACE	[51]
ST5C3	SHORT_TRACE	[51]
ST5D1	SHORT_TRACE	[51]
ST5E1	SHORT_TRACE	[49]
ST5R1	SHORT_SM	[6]
ST5R2	SHORT_SM	[6]
ST5R3	SHORT_SM	[6]
ST5R4	SHORT_SM	[6]
ST5R5	SHORT_SM	[6]
ST5T1	SHORT_SM	[6]
ST5T2	SHORT_SM	[6]
ST6B1	SHORT_TRACE	[38]
ST6B2	SHORT_TRACE	[38]
ST6C1	SHORT_TRACE	[44]
ST6D1	SHORT_TRACE	[44]
ST6D2	SHORT_SM	[44]
ST6V1	SHORT_TRACE	[50]
ST6V2	SHORT_TRACE	[50]
ST7A1	SHORT_TRACE	[38]
ST7A2	SHORT_TRACE	[38]
ST7F1	SHORT_SM	[50]
ST7F2	SHORT_TRACE	[50]
ST7F3	SHORT_TRACE	[50]
STP3C1	STP_TP	[64]
STP3D1	STP_TP	[64]
STP4D1	STP_TP	[64]
STP4D2	STP_TP	[64]
STP4D3	STP_TP	[64]
STP4D4	STP_TP	[64]
STP4D5	STP_TP	[64]
STP4E1	STP_TP	[64]
STP4E2	STP_TP	[64]
STP4E3	STP_TP	[64]
STP5B1	STP_TP	[64]
STP5B2	STP_TP	[64]
STP5D1	STP_TP	[64]
STP5D2	STP_TP	[64]
STP6C1	STP_TP	[64]
STP6C2	STP_TP	[64]
STP7B1	STP_TP	[64]
STP7C1	STP_TP	[64]
STP7C2	STP_TP	[64]
STP7C3	STP_TP	[64]
STP7C4	STP_TP	[64]
STP7C5	STP_TP	[64]

STP7C6	STP_TP	[64]
STP7C7	STP_TP	[64]
STP7E1	STP_TP	[64]
STP7E2	STP_TP	[64]
STP7N1	STP_TP	[64]
U1B1	SI4501DY_S08	[46]
U1D1	2X8RCPT_SM	[63]
U1E1	ADP1877_LCC32	[47]
U1E1	ADP1877_LCC32	[48]
U1E2	NAND_TSOP	[34]
U1E3	PS8200_LGA51	[32]
U1F1	FET_VREG_DUAL_1_SO	[48]
	-8	
U1F2	AD7991_SOT23	[56]
U1F3	REF3333_SC70	[56]
U1F4	TRSET_9920_TH	[35]
U1T1	NAND_2CE_TSOP48	[32]
U1U1	AD5252_TSSOP	[56]
U2U1	AD8213_MSOP10	[56]
U2V1	SN74LVCLG14_SC70	[63]
U3A1	AUDIODAC_CSS4354_W	[33]
	M1824_QFN25	
U3B1	LD39100_DFN6	[52]
U3D1	KSB_PBGA404	[22]
U3D1	KSB_PBGA404	[23]
U3D1	KSB_PBGA404	[24]
U3D1	KSB_PBGA404	[25]
U3D1	KSB_PBGA404	[26]
U3D1	KSB_PBGA404	[27]
U3D1	KSB_PBGA404	[30 30]
U3D1	KSB_PBGA404	[31]
U3E1	AD7992_MSOP10	[58]
U3E2	AD5252_TSSOP	[58]
U3G1	ADP1877_LCC32	[49]
U3G1	ADP1877_LCC32	[50]
U3G2	AD7991_SOT23	[55]
U3G3	REF3333_SC70	[55]
U3G4	ISD2130_QFN21	[35]
U3N1	INA219_SOT23-8	[60]
U3R1	tmp441_SOT23-8	[61]
U3T1	REF3333_SC70	[58]
U3V1	AD5252_TSSOP	[55]
U3V2	AD8213_MSOP10	[55]
U4A1	BAV99DUAL_SOT363	[37 37]
U4A2	BAV99DUAL_SOT363	[37 37]
U4B1	AD5252_TSSOP	[57]
U4B2	AD7992_MSOP10	[57]
U4B3	IR3638_SSOP	[51]
U4B4	MCP4661_QFN16	[60]
U4E1	NCP1117_DPAK	[52]
U4E2	NCP1117_SOT223	[52]
U4M1	BAV99DUAL_SOT363	[37 37]
U4M2	BAV99DUAL_SOT363	[37 37]
U4P1	AT25020A_SOI8	[5]
U4P2	LD39015_SOT23-5	[52]
U4R1	tmp423_SOT23-8	[61]
U5A1	TPS62590_DFN6	[53]

U5A2	TPS62220_SOT23-5	[53]
U5A3	MCP4661_QFN16	[59]
U5B1	AD7992_MSOP10	[57]
U5B2	AD8213_MSOP10	[57]
U5B5	MOSDRIVER_SOI8	[45]
U5B6	REF3333_SC70	[57]
U5E1	VALHALLA_1_BGA_2	[2]
U5E1	VALHALLA_1_BGA_2	[3]
U5E1	VALHALLA_1_BGA_2	[4]
U5E1	VALHALLA_1_BGA_2	[5]
U5E1	VALHALLA_1_BGA_2	[6]
U5E1	VALHALLA_1_BGA_2	[7 7 7 7]
U5E1	VALHALLA_1_BGA_2	[8 8 8]
U5E1	VALHALLA_1_BGA_2	[12 12]
U5E1	VALHALLA_1_BGA_2	[13 13]
U5F1	GDDR136_1GBIT_BGA1	[18 18]
	36	
U5M1	INA219_SOT23-8	[59]
U5N2	INA219_SOT23-8	[59]
U5N3	INA219_SOT23-8	[59]
U5U1	GDDR136_1GBIT_BGA1	[19 19]
	36	
U5U2	74LVC1G06_SC70	[4]
U6A1	INA219_SOT23-8	[58]
U6B1	MOSDRIVER_SOI8	[45]
U6F1	GDDR136_1GBIT_BGA1	[20 20]
	36	
U6G1	IR_WHOLDER_TH	[35]
U6U1	GDDR136_1GBIT_BGA1	[21 21]
	36	
U7C1	NCP4201_LCC40	[44]
U7D1	GDDR136_1GBIT_BGA1	[16 16]
	36	
U7E1	GDDR136_1GBIT_BGA1	[14 14]
	36	
U7R1	GDDR136_1GBIT_BGA1	[17 17]
	36	
U7T1	GDDR136_1GBIT_BGA1	[15 15]
	36	
Y3D1	CRYSTAL_SM	[22]